Home > Community > Forums > Custom IC Design > Power net short error during Verilog import


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Power net short error during Verilog import 

Last post Sat, Dec 21 2013 12:12 AM by Andrew Beckett. 1 replies.
Started by Kabal 21 Nov 2013 05:44 PM. Topic has 1 replies and 969 views
Page 1 of 1 (2 items)
Sort Posts:
  • Thu, Nov 21 2013 5:44 PM

    • Kabal
    • Top 50 Contributor
    • Joined on Fri, Sep 30 2011
    • NM, NM
    • Posts 183
    • Points 2,530
    Power net short error during Verilog import Reply

    I have some digital design done in Encounter, where all cells have VDD! and GND! pins, however the Global power nets are vdd and vss. The layout was done correctly, all cells have their VDD! connected to the global vdd and their GND! connected to the global vss.

    However, when exported the physical verilog netlist and imported it into Virtuoso, it says something like "ERROR vdd shorted to VDD!" and "GND! shorted to vss" but thats not an error, that is what I wanted and that is how it was routed, why is it complaining on it as to an error?

    Also, when I open the created schematic, I see some primitive gates with GND! and VDD! pins connected to vdd and vss lines and those pins marked with error mark "Check And Save" Operation also screams about same error.

    OK, now here is a thing, I do understand that I cannot  connect two global signals. But the reason I am trying to route power for my digital module as vdd and vss is because I do not want globally defined signals in my final cell. In other words, what I want is a finished digital module with different IOs and two power pins: vdd and vss. That is why I decided to connect vdd to VDD! and vss to GND! during the encounter routing.

    I tried a different approach, during Encounter routing phase define global power as VDD! and GND! and connect them appropriately to pins VDD! and GND! of each standard cell. Then after all done, save verilog physical netlist. The process went smooth then, but at the end my digital module to be used in Virtuoso will have VDD! and GND! for power pins. I could of course then us CDS_THRU primitive to make it through LVS right?

    I am not sure if my last "workaround" seems good then? Is it a good idea in general to route your digital circuit with power lines defined as GND! and VDD! and then when importing it into Virtuoso just use cds_thru to connect to your global design power/frame power ring? 

    • Post Points: 20
  • Sat, Dec 21 2013 12:12 AM

    Re: Power net short error during Verilog import Reply


    I can't quite picture how things are set up here, but given that you seem to have moved on since then onto LVS challenges, I assume this is no longer a problem. cds_thru can indeed be used to effectively connect two global nets together.



    • Post Points: 5
Page 1 of 1 (2 items)
Sort Posts:
Started by Kabal at 21 Nov 2013 05:44 PM. Topic has 1 replies.