Home > Community > Forums > PCB Design > Allegro PCB SI - via model errors

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Allegro PCB SI - via model errors  

Last post Tue, Feb 25 2014 10:18 AM by Wild. 4 replies.
Started by Wild 24 Oct 2013 10:29 AM. Topic has 4 replies and 3541 views
Page 1 of 1 (5 items)
Sort Posts:
  • Thu, Oct 24 2013 10:29 AM

    • Wild
    • Top 200 Contributor
    • Joined on Tue, Sep 9 2008
    • Reading, PA
    • Posts 43
    • Points 500
    Allegro PCB SI - via model errors Reply

    Topology extraction - probe.  Simulation fails vias due to via model errors.

    Tried the board simulation in 16.3, 16.5, 16.6 errors in all attempts.  Rexacted the via models from the board file, failure.

     

    Moved to  a different box to run the simulations, there were no errors.

    Differences between systems - Windows 7 vs. Windows XP.  Simulations run on windows XP box.

    Question:  Is there a known issue or work arround for PCB SI with windows 7?

    Note: Latest hotfix (10/23/2013) on all versions.

    • Post Points: 20
  • Thu, Oct 24 2013 10:46 AM

    Re: Allegro PCB SI - via model errors Reply

    are you able to extract the topology for the address bus of DDR?

     

    • Post Points: 20
  • Thu, Oct 24 2013 10:50 AM

    • Wild
    • Top 200 Contributor
    • Joined on Tue, Sep 9 2008
    • Reading, PA
    • Posts 43
    • Points 500
    Re: Allegro PCB SI - via model errors Reply

     The board that I am simulating is a telepony based platform that we designed it has no DDR, but sevral IBIS models with PCM SPI and I2C interfaces.

     

    • Post Points: 5
  • Fri, Feb 21 2014 9:43 AM

    • Wild
    • Top 200 Contributor
    • Joined on Tue, Sep 9 2008
    • Reading, PA
    • Posts 43
    • Points 500
    Re: Allegro PCB SI - via model errors Reply

    Allegro 16.6

    Resolved the topology extraction isssue.

    Turned down the UAC in windows 7.

    This also resolved the issue I was having with imbedding OLE  objects into Capture.

    • Post Points: 5
  • Tue, Feb 25 2014 10:18 AM

    • Wild
    • Top 200 Contributor
    • Joined on Tue, Sep 9 2008
    • Reading, PA
    • Posts 43
    • Points 500
    Re: Allegro PCB SI - via model errors Answer Reply

    Update fromcustomer support:

    Deleted the temp and tmp paths in the user variables.

    -----------------------------------------------------------------------

    Lowering the UAC only solved the OLE  immbedding in Capture (ORCAD)

     

    • Post Points: 5
Page 1 of 1 (5 items)
Sort Posts:
Started by Wild at 24 Oct 2013 10:29 AM. Topic has 4 replies.