I am trying to do a simulation of a circuit which involves analog circuits,veriloga model and a verilog model. However, I am stuck with the following 2 (please see the attachment).
FYI the simulator I am using is spectreVerilog
I keep getting this error. Please let me know any way to solve this.