Home > Community > Forums > Functional Verification > Managing "delta" delays with VHDL/PSL

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Managing "delta" delays with VHDL/PSL 

Last post Fri, Aug 2 2013 8:58 AM by TAM1. 1 replies.
Started by moogydmaxim 31 Jul 2013 06:41 AM. Topic has 1 replies and 416 views
Page 1 of 1 (2 items)
Sort Posts:
  • Wed, Jul 31 2013 6:41 AM

    Managing "delta" delays with VHDL/PSL Reply

    Hi,

    We are using VHDL flavour PSL with a VHDL design, and are seeing assertion failures due to VHDL delta delays.

    I read that SystemVerilog has solved this problem by checking all assertions in a new simulation phase. Is there any way of forcing ncsim to do this for a VHDL design?

    Thanks,

    Steven

    • Post Points: 20
  • Fri, Aug 2 2013 8:58 AM

    • TAM1
    • Top 75 Contributor
    • Joined on Thu, Jul 17 2008
    • HOME, PA
    • Posts 83
    • Points 1,105
    Re: Managing "delta" delays with VHDL/PSL Reply

    I think from the silence so far you can pretty much infer the answer the answer to your question. The PSL assertion language does not specify when it executes and thus is subject to delta-cycle types of race conditions. There is no easy way to force the simulator to use any particular cycle for its evaluations.Selecting an early or late clock edge for the assertion is really the only control that you have.

    • Post Points: 5
Page 1 of 1 (2 items)
Sort Posts:
Started by moogydmaxim at 31 Jul 2013 06:41 AM. Topic has 1 replies.