Home > Community > Forums > Custom IC Design > where to insert an additional transistor level circuit in digital flow?

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 where to insert an additional transistor level circuit in digital flow? 

Last post Thu, Sep 26 2013 5:19 AM by Quek. 1 replies.
Started by Shiny 28 Jul 2013 03:58 PM. Topic has 1 replies and 415 views
Page 1 of 1 (2 items)
Sort Posts:
  • Sun, Jul 28 2013 3:58 PM

    • Shiny
    • Not Ranked
    • Joined on Sun, Jul 28 2013
    • Posts 6
    • Points 105
    where to insert an additional transistor level circuit in digital flow? Reply

    Hello All,

    I am performing a complete digital implementation flow to a given circuit. I started with behavioral vhdl, used Cadence Buildgates with osu018 std cell library and obtained structural verilog format. Next, I used Cadence SOC Encounter for place-and-route, exported .gds output format and imported into virtuoso to obtain a final layout and extracted a spice netlist out of it. My experimentation is supposed to be on this final netlist.

    My problem is I need to insert a transistor level sensor circuit into my original circuit. I am really not sure in which phase to insert it. I am not able to insert it during structural synthesis as my transistor level circuit cannot be represented to standard gates. I am not even able to insert it in final spice netlist as it is not really structural. 

    Please let me know if you have any ideas.

    Thanks,

    Shiny 

    • Post Points: 20
  • Thu, Sep 26 2013 5:19 AM

    • Quek
    • Top 10 Contributor
    • Joined on Wed, Oct 14 2009
    • Singapore, 00-SG
    • Posts 1,051
    • Points 15,990
    Re: where to insert an additional transistor level circuit in digital flow? Reply

    Hi Shiny

    Perhaps you need to do it as follows:
    a. Design the sensor schematic in Virtuoso
    b. Create the sensor layout in Virtuoso
    c. Generate abstract view for the layout using abstract generator
    d. Export LEF file from the abstract view
    e. Manually edit your structural verilog netlist to include a blackbox representation of the sensor
    f. Do place & route in Encounter using the additional LEF file and modified verilog netlist


    Best regards
    Quek

    • Post Points: 5
Page 1 of 1 (2 items)
Sort Posts:
Started by Shiny at 28 Jul 2013 03:58 PM. Topic has 1 replies.