I read in some
application note that, starting from 12.x, incisiv would support Verilog system
tasks (i.e., $cds_analog_on and
control when the analog solver starts/stops.
These tasks would
simplify our verification environment. Does anyone know if they are being
supported? I can't find any reference to them in the documentation.
Thanks in advance