Home > Community > Forums > Custom IC Design > Monte-Carlo simulation and writing to file from VerilogA

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Monte-Carlo simulation and writing to file from VerilogA 

Last post Thu, Jul 11 2013 4:19 PM by svilen. 0 replies.
Started by svilen 11 Jul 2013 04:19 PM. Topic has 0 replies and 312 views
Page 1 of 1 (1 items)
Sort Posts:
  • Thu, Jul 11 2013 4:19 PM

    • svilen
    • Not Ranked
    • Joined on Mon, Nov 8 2010
    • Posts 10
    • Points 125
    Monte-Carlo simulation and writing to file from VerilogA Reply

    I'm running 100 MC simulations from ADEXL. My setup includes a verilogA block which among other things also writes results to a file. The problem I'm having is that in my case 10 MC runs use the same process and each one of them overwrites the content of the file from the previous run. So, at the end I don't have the results from all 100 MC runs in th efile but maybe just from the last 10. I can't have 100 separate processes running 100 MC runs because of licensing restrictions. Can anyone suggest a way to either have each MC run write to a separate file or how to use $fopen to append to a file and not overwrite it?
    Thanks.

    • Post Points: 5
Page 1 of 1 (1 items)
Sort Posts:
Started by svilen at 11 Jul 2013 04:19 PM. Topic has 0 replies.