Home > Community > Forums > Custom IC Design > compatibility of Assura 3.1 for 65 nm process

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 compatibility of Assura 3.1 for 65 nm process 

Last post Wed, May 29 2013 3:44 AM by Jithin. 2 replies.
Started by Jithin 25 May 2013 09:06 AM. Topic has 2 replies and 541 views
Page 1 of 1 (3 items)
Sort Posts:
  • Sat, May 25 2013 9:06 AM

    • Jithin
    • Top 500 Contributor
    • Joined on Wed, Mar 7 2012
    • Posts 28
    • Points 395
    compatibility of Assura 3.1 for 65 nm process Reply

     Hi,

        I have been using Assura 3.1 for DRC,LVS  and extraction for 0.35 um cmos process and now we have been using 65 nm process.

    Does this Assura is capable for  DRC, LVS and including extraction for 65 nm cmos process.

    • Post Points: 20
  • Wed, May 29 2013 1:16 AM

    Re: compatibility of Assura 3.1 for 65 nm process Reply

    First of all, Assura 3.1 is no longer supported. The currently supported version is 4.1, so you really should use that. That's the only version available on http://downloads.cadence.com .

    Secondly, it's not really a matter of Assura 3.1 being "capable" for 65nm. What matters is whether the foundry you're using has qualified it for their specific 65nm rules. But I really would suggest you install 4.1. There really is no good reason to use an old version.

    Regards,

    Andrew.

    • Post Points: 20
  • Wed, May 29 2013 3:44 AM

    • Jithin
    • Top 500 Contributor
    • Joined on Wed, Mar 7 2012
    • Posts 28
    • Points 395
    Re: compatibility of Assura 3.1 for 65 nm process Reply
    Thank you for your kind reply. Regards, Jithin
    • Post Points: 5
Page 1 of 1 (3 items)
Sort Posts:
Started by Jithin at 25 May 2013 09:06 AM. Topic has 2 replies.