Home > Community > Forums > Logic Design > Error : Verilog-2001 feature.

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Error : Verilog-2001 feature.  

Last post Tue, Mar 26 2013 10:24 AM by rexnyu. 1 replies.
Started by rexnyu 26 Mar 2013 09:23 AM. Topic has 1 replies and 709 views
Page 1 of 1 (2 items)
Sort Posts:
  • Tue, Mar 26 2013 9:23 AM

    • rexnyu
    • Not Ranked
    • Joined on Tue, Mar 26 2013
    • Posts 15
    • Points 165
    Error : Verilog-2001 feature. Reply

    Dear all,

     I am trying to synthesize a design using RTL compiler (Version v07.10-p004_1 (32-bit), built Jun 18 2007). The tool gives the following error information: 

     always @* begin

            |

    Error   : Verilog-2001 feature. [VLOGPT-3] [read_hdl]

            : Implicit event expression in file 'gcm.v' on line 199, column 9.

     

    Is it because the RTL compiler version I used is too old?

     

     Thank you! 

     

    Filed under: ,
    • Post Points: 5
  • Tue, Mar 26 2013 10:24 AM

    • rexnyu
    • Not Ranked
    • Joined on Tue, Mar 26 2013
    • Posts 15
    • Points 165
    Re: Error : Verilog-2001 feature. Reply
    I solve the problem by adding -v2001 attribute...
    • Post Points: 5
Page 1 of 1 (2 items)
Sort Posts:
Started by rexnyu at 26 Mar 2013 09:23 AM. Topic has 1 replies.