Home > Community > Forums > Functional Verification > SystemC module array of ports binding with Verilog module

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 SystemC module array of ports binding with Verilog module 

Last post Thu, Feb 7 2013 11:08 PM by SureshKasura. 0 replies.
Started by SureshKasura 07 Feb 2013 11:08 PM. Topic has 0 replies and 914 views
Page 1 of 1 (1 items)
Sort Posts:
  • Thu, Feb 7 2013 11:08 PM

    SystemC module array of ports binding with Verilog module Reply

    Hi,

     I am integrating SystemC module with SystemVerilog verification environment. One of the SystemC module has an array of sc_in and sc_out ports, for which I am creating a Verilog wrapper with corresponding input and output ports.

     Though the code compiles properly with command line "irun -sv <sv_files> -sysc <sysc_files>", I am getting an elaboration error at the place where an array of Verilog wires are used to bind to the SystemC array of ports though its SV wrapper. Binding is at signal level only.

    Please suggest if there is any way to connect the SystemC array of signal level ports to a Verilog/SystemVerilog module.

    Thanks and Regards,

    Suresh 

    • Post Points: 5
Page 1 of 1 (1 items)
Sort Posts:
Started by SureshKasura at 07 Feb 2013 11:08 PM. Topic has 0 replies.