Home > Community > Forums > Logic Design > difference between Random Resistance faults and deterministic faults?

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 difference between Random Resistance faults and deterministic faults? 

Last post Tue, Jan 15 2013 6:57 AM by bmiller. 1 replies.
Started by vipul982 15 Jan 2013 04:15 AM. Topic has 1 replies and 1022 views
Page 1 of 1 (2 items)
Sort Posts:
  • Tue, Jan 15 2013 4:15 AM

    • vipul982
    • Not Ranked
    • Joined on Sat, Dec 22 2012
    • Posts 7
    • Points 95
    difference between Random Resistance faults and deterministic faults? Reply
    what is random resistance faults? how different is it from the deterministic faults? why do we do the RRFA(random resistance fault analysis)?
    Filed under: , , ,
    • Post Points: 20
  • Tue, Jan 15 2013 6:57 AM

    • bmiller
    • Top 200 Contributor
    • Joined on Tue, Oct 14 2008
    • Ottawa, Ontario
    • Posts 42
    • Points 570
    Re: difference between Random Resistance faults and deterministic faults? Reply

     I suggest you read the "Test Point Insertion Application Note" on support.cadence.com.

     In general, Random Resistant Faults are those that are difficult to test with random stimulus.  Random Resistant test point insertion is used to decrease pattern count and test time.

    Determinisitic Test Point insertion is used to increase coverage.  It requires an ATPG experiment to be run, whereas Random Resistant analysis can be done before scan chains are inserted.  Deterministic Test Point Insertion is used to achieve very high 99+% coverage in critical applications.

     

    • Post Points: 5
Page 1 of 1 (2 items)
Sort Posts:
Started by vipul982 at 15 Jan 2013 04:15 AM. Topic has 1 replies.