Home > Community > Forums > Custom IC Design > Geometric wire options (VLE)

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Geometric wire options (VLE) 

Last post Wed, Jan 23 2013 11:43 PM by sPoK. 4 replies.
Started by sPoK 13 Dec 2012 12:47 AM. Topic has 4 replies and 1111 views
Page 1 of 1 (5 items)
Sort Posts:
  • Thu, Dec 13 2012 12:47 AM

    • sPoK
    • Top 500 Contributor
    • Joined on Tue, Dec 6 2011
    • Novi Sad, Serbia
    • Posts 19
    • Points 305
    Geometric wire options (VLE) Reply

    How can I set min. num. of cuts, wire width per metal, use of square collinear vias and other options for geometric wire without starting VXL, making my own contraint and setting it for default.

    I assume that the geometric wire has the same properties (or most of them) as the "real" wire. 

    Is this a bug or a feature? Since in Virtuoso L there is no Wire Asissitant to set all these options (IC6.1.5 ISR13).

    Thanks

     

     

    • Post Points: 20
  • Mon, Dec 17 2012 4:58 AM

    Re: Geometric wire options (VLE) Reply

    It's not a bug. You can create the constraint group in the technology library (maybe as an incremental technology database if you don't want to write to your PDK), either by hand, or using VLS XL to create the constraint groups. Then you can pick the constraint group when using VLS L.

    However, the power comes from using VLS XL. Is there a reason you don't want to use XL?

    Regards,

    Andrew.

    • Post Points: 20
  • Mon, Dec 17 2012 6:33 AM

    • sPoK
    • Top 500 Contributor
    • Joined on Tue, Dec 6 2011
    • Novi Sad, Serbia
    • Posts 19
    • Points 305
    Re: Geometric wire options (VLE) Reply

    Thanks Andrew,

    It's important when there is no VLS XL license, so only VLS L license is available.

    I understood your first suggestion as :

    1. Dump extisting tech to .tf file

    2. Edit needed sections

    3. Load edited .tf file (-> merge or replace, I assume both options are executed in the virtual mem so PDK stays intact? )

     

    • Post Points: 20
  • Wed, Jan 2 2013 6:15 AM

    Re: Geometric wire options (VLE) Reply

    I would suggest using an incremental technology database. What that means is rather than attaching your design library to the technology library, use the reference option instead. This means that you have a technology file in your design library, but one that is mostly blank and will inherit from the technology library.

    You can then set up your coinstraint group (either by editing the dumped ASCII tech file from your library, modifying, and re-loading, and then saving the tech file), or by using the Process Rule Editor in the constraint manager in VLS XL.

    Regards,

    Andrew.

    • Post Points: 20
  • Wed, Jan 23 2013 11:43 PM

    • sPoK
    • Top 500 Contributor
    • Joined on Tue, Dec 6 2011
    • Novi Sad, Serbia
    • Posts 19
    • Points 305
    Re: Geometric wire options (VLE) Reply
    Meanwhile, I've found how to set min. number of cuts for geometric wire w/o XL and w/o using ITDB.

    Just add these lines to your local .cdsinit:

    envSetVal("layout" "viaWECutSpecified" 'boolean t)

    envSetVal("layout" "viaWECutRows" 'int 2)

    envSetVal("layout" "viaWECutColumns" 'int 1)

    BR

    S.
    • Post Points: 5
Page 1 of 1 (5 items)
Sort Posts:
Started by sPoK at 13 Dec 2012 12:47 AM. Topic has 4 replies.