Home > Community > Forums > Logic Design > Reading Netlists with SEQGEN primitive

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Reading Netlists with SEQGEN primitive 

Last post Mon, Sep 18 2006 9:20 AM by archive. 2 replies.
Started by archive 18 Sep 2006 09:20 AM. Topic has 2 replies and 1541 views
Page 1 of 1 (3 items)
Sort Posts:
  • Mon, Sep 18 2006 9:20 AM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    Reading Netlists with SEQGEN primitive Reply

    I wonder if others have solutions for reading netlists containing "SEQGEN" generic registers into LEC? If I read an RTL design into "another synthesis tool" and write out the netlist before technology mapping, the registers are implemented with these generic flip-flops. Any tricks to deal with this? Is there a SEQGEN Verilog model available, for example? I know I could run mapping in the synthesis tool, but then you're not strictly verifying the pre-mapping netlist.


    Originally posted in cdnusers.org by jbusco@nvidia.com
    • Post Points: 0
  • Mon, Sep 25 2006 7:46 AM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    RE: Reading Netlists with SEQGEN primitive Reply

    Hi

    I don't see SEQGEN defined in gtech.v. It's probably relatively easy to define that cell though, if you know the ports and the behaviour.

    Why do you want to read that netlist in though?

    Cheers,
    Chrystian


    Originally posted in cdnusers.org by croy
    • Post Points: 0
  • Tue, Sep 26 2006 9:48 AM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    RE: Reading Netlists with SEQGEN primitive Reply

    I could hunt down the spec for SEQGEN and model it myself. Was hoping someone had done it before. :-) I want to read this pre-techonology-mapping netlist because Conformal is having trouble to verify RTL vs. the final netlist, and I want to try to make it easier by verifying the first netlist I can dump out of the synthesis tool. Regards, John


    Originally posted in cdnusers.org by jbusco@nvidia.com
    • Post Points: 0
Page 1 of 1 (3 items)
Sort Posts:
Started by archive at 18 Sep 2006 09:20 AM. Topic has 2 replies.