Home > Community > Forums > PCB SKILL > setting up constraints in Schematic Capture CIS L.

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

  setting up constraints in Schematic Capture CIS L. 

Last post Thu, Oct 4 2012 9:58 AM by Phelicia. 0 replies.
Started by Phelicia 04 Oct 2012 09:58 AM. Topic has 0 replies and 849 views
Page 1 of 1 (1 items)
Sort Posts:
  • Thu, Oct 4 2012 9:58 AM

    • Phelicia
    • Not Ranked
    • Joined on Thu, Jun 14 2012
    • Posts 7
    • Points 80
    setting up constraints in Schematic Capture CIS L. Reply

    I am setting up the constriants in CIS L.  This is including the diff pairs and a few set voltages. 

    The filter is set to Current Properties.

    When I create the netlist in CIS and import the logic into Allegro L.  It puts everything in ECS and nothing in the Physical constraint set.

     Aslo I have the impedences names ethier Diff_100 and Diff_90 for the set diff pairs.

     just trying to avoid double work in setting up the constraints in both the schematic and layout.  I must have the constriants reflecting the schematic.

     

    Thanks

    Phelicia 

     

     

    • Post Points: 5
Page 1 of 1 (1 items)
Sort Posts:
Started by Phelicia at 04 Oct 2012 09:58 AM. Topic has 0 replies.