Home > Community > Forums > Custom IC Design > VerilogA parsing problem

Email
* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 VerilogA parsing problem 

Last post Tue, Oct 2 2012 10:21 PM by Andrew Beckett. 1 replies.
Started by StanleyN 27 Sep 2012 08:14 PM. Topic has 1 replies.
Page 1 of 1 (2 items)
Sort Posts:

  • Thu, Sep 27 2012 8:14 PM

    • StanleyN
    • Not Ranked
    • Joined on Fri, Sep 28 2012
    • Posts 1
    • Points 20
    VerilogA parsing problem Reply
    When I check and save a verilogA file from cadence library, cadence always checks the syntax of the VerilogA file.

    But now if I do it, I got the following error
     

    WARNING : There is some issue in invoking spectre command for parsing the text file  <path to verilogA file>
             Make sure that the setting is proper

    Error: Failed syntax check for veriloga text of cell <cellname>

    What setting should I change?

    Thanks for your help
    • Post Points: 20

  • Tue, Oct 2 2012 10:21 PM

    Re: VerilogA parsing problem Reply

    You probably don't have spectre in your UNIX path before you start virtuoso. If you type "which spectre" from the UNIX command line, it needs to find spectre. This would be solved by adding <MMSIMinstDIr>/tools/bin to your $path variable (in csh) or $PATH variable (in sh/bash/ksh).

    Regards,

    Andrew.

    • Post Points: 5
Page 1 of 1 (2 items)
Sort Posts:
Started by StanleyN at 27 Sep 2012 08:14 PM. Topic has 1 replies.