Home > Community > Forums > Custom IC Design > gen form source issue


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 gen form source issue 

Last post Thu, Sep 27 2012 2:03 AM by Andrew Beckett. 1 replies.
Started by Rojalin 26 Sep 2012 11:04 PM. Topic has 1 replies and 572 views
Page 1 of 1 (2 items)
Sort Posts:
  • Wed, Sep 26 2012 11:04 PM

    • Rojalin
    • Top 200 Contributor
    • Joined on Wed, Nov 30 2011
    • Posts 41
    • Points 775
    gen form source issue Reply


    I have two blocks in my schematic.

    When i do gen form source in XL it is putting both blocks.

    both the blocks are having connectivity with the schematic but the pins of one block is not having connectivity.

    In CIW it is giving warning like below

    “Cannot create instance terminal on layout instance '|i0' because the instance master 'MIX_SIG/opamp_a1p8/layout' does not have a corresponding terminal 'biasn_lvgen'”.

    can someone help.



    • Post Points: 20
  • Thu, Sep 27 2012 2:03 AM

    Re: gen form source issue Reply

    The message is pretty clear - it's telling you that there's no terminal (i.e. no pin) called biasn_lvgen in the opamp_a1p8 layout. Presumably you have an instance of this opamp in your design, and when the gen from source is done, it needs to assign the appropriate connectivity on each terminal of the resulting instance in the layout. The instance in the schematic will have connections to each terminal on the placed symbol; when the corresponding opamp layout is placed in your generated layout, it needs to know how to connect up each of those pins - if there's no pin on the opamp layout, it can't connect to it.

     So something is wrong with the layout of your opamp_a1p8; it's missing a pin.


    • Post Points: 5
Page 1 of 1 (2 items)
Sort Posts:
Started by Rojalin at 26 Sep 2012 11:04 PM. Topic has 1 replies.