Home > Community > Forums > Cadence Academic Network > Pspice convergence aid?

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Pspice convergence aid? 

Last post Tue, Sep 4 2012 9:47 PM by alokt. 1 replies.
Started by jfasig 04 Sep 2012 10:38 AM. Topic has 1 replies and 633 views
Page 1 of 1 (2 items)
Sort Posts:
  • Tue, Sep 4 2012 10:38 AM

    • jfasig
    • Not Ranked
    • Joined on Mon, Mar 23 2009
    • Rochester, MN
    • Posts 1
    • Points 20
    Pspice convergence aid? Reply

    In some tools (eg Hspice), a common technique to help convergence of transient sims of mixed logic + analog is to "buffer" PULSE sources (for incoming logic signals) thru a piecewise-linear voltage-controlled voltage-source ("PWL" similar to DC TABLE) that forces linear interpolation of the rise/fall, *and* it forces all the derivatives (dV/dt) to be continuous as well. In countless cases this has helped TRAN sims converge where nothing else helped. Regrettably, this technique appears to have no effect in Pspice.


    Is there a preferred/recommended approach that accomplishes the same effect (continuous derivatives) for Pspice short of introducing series low-pass (RC) filters on all the logic signals?  RC-filters also introduce significant delay, which is objectionable.

    • Post Points: 20
  • Tue, Sep 4 2012 9:47 PM

    • alokt
    • Top 25 Contributor
    • Joined on Fri, Aug 22 2008
    • Noida, Uttar Pradesh
    • Posts 241
    • Points 3,470
    Re: Pspice convergence aid? Reply

    PSpice adoptive timestep algo should take care of such transition. There are no global option to dynamically modify voltage sources. At global level one can play with GMIN (increase that) or force maximum time step to make things linear (or piece wise linear). If you are using digital GATE models of PSpice you can also try setting DIGITAL simulation related options. Some of the option, which may be relevant in this case

    DIGFREQ minimum digital time step is 1/DIGFREQ

    DIGDRVF minimum drive resistance

    Additional details for various options can be found in "PSpice A/D Reference Guide"

    • Post Points: 5
Page 1 of 1 (2 items)
Sort Posts:
Started by jfasig at 04 Sep 2012 10:38 AM. Topic has 1 replies.