Home > Community > Forums > Digital Implementation > Regarding clock spec file

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Regarding clock spec file 

Last post Fri, Jul 20 2012 1:53 AM by Ganga111AtFPS. 7 replies.
Started by Ganga111AtFPS 16 Jul 2012 02:25 AM. Topic has 7 replies and 2275 views
Page 1 of 1 (8 items)
Sort Posts:
  • Mon, Jul 16 2012 2:25 AM

    • Ganga111AtFPS
    • Top 500 Contributor
    • Joined on Fri, Jun 29 2012
    • Hyderabad, Andhra Pradesh
    • Posts 21
    • Points 545
    Regarding clock spec file Reply

    Hi,

    I've the following doubt in selecting clock inverters or clock buffers:

     Q) on what basis we choose this much of high drive cells can be used to build clock tree?

    is this design dependent like gate count of design and frequency of operation?

    Generally I always prefer to use X8 and X12.Why can'n we use low drive like X4 etc..Is there any problem if i choose low drive cells?

    Can any body give some clear explanation for the above question?

    Filed under:
    • Post Points: 35
  • Mon, Jul 16 2012 12:09 PM

    • fitz
    • Top 150 Contributor
    • Joined on Wed, Aug 4 2010
    • Kanata, Ontario
    • Posts 56
    • Points 745
    Re: Regarding clock spec file Reply

    Large buffers near the CTS root to keep the intermediate input pins transition sharp on these long routes. Smaller buffers are more apropriate for shorter but high fannout leaf driver cells. "SinkMaxTran" & "BufMaxTran"  are droping with each tech node 32nm < 100ps

    Give CTS the full variety of buffers and inverters and see what it wants to naturally use.

    Shawn 

    Filed under:
    • Post Points: 20
  • Tue, Jul 17 2012 3:13 AM

    • Ganga111AtFPS
    • Top 500 Contributor
    • Joined on Fri, Jun 29 2012
    • Hyderabad, Andhra Pradesh
    • Posts 21
    • Points 545
    Re: Regarding clock spec file Reply

     Thank u ftz for ur reply...

    • Post Points: 5
  • Wed, Jul 18 2012 2:45 AM

    • sathyarao
    • Not Ranked
    • Joined on Thu, Jan 19 2012
    • Posts 3
    • Points 30
    Re: Regarding clock spec file Reply

    hi,

        in cts to reduce latency we are adding buffers(parallel) i.e we have to add high drive strength buffers near clock root and we have to come in descending order of buffer drive strength from clock root to clock sink i.e x12 near root x4 near sink...this is because to reduce DELAY VARIATION between the buffers.....and to maintain cap value...... 

      correct me if i m wrong 

    • Post Points: 20
  • Thu, Jul 19 2012 12:25 AM

    • Ganga111AtFPS
    • Top 500 Contributor
    • Joined on Fri, Jun 29 2012
    • Hyderabad, Andhra Pradesh
    • Posts 21
    • Points 545
    Re: Regarding clock spec file Reply

    hi,

    yes you are correct to reduce latency we go for high drive cells like X12 to drive large fanout loads ....

    But can we follow this concept(using of high drive cells) for every design even the design is working with low frequency??

    obviously we have to use high drive cells for high frequency designs to get sharp transitions at clock pins ....

    My question is on what parameter we chose this much drive cell is enough to drive clock tree??

    I think u got my point...

    • Post Points: 20
  • Thu, Jul 19 2012 11:08 AM

    • fitz
    • Top 150 Contributor
    • Joined on Wed, Aug 4 2010
    • Kanata, Ontario
    • Posts 56
    • Points 745
    Re: Regarding clock spec file Reply

    Our vendor has strict technology node dependant SinkMaxTran & BufMaxTran rules.
    The early / late clock derating factors used to calculate On Chip Variation are characterized within these input transition boundaries.
    Break the clock input transition rules and your STA timing margins may not be valid. ( not a warm fuzzy feeling at tapeout )

     

    Shawn

    • Post Points: 20
  • Thu, Jul 19 2012 11:36 AM

    • Scrivner
    • Top 100 Contributor
    • Joined on Thu, Oct 9 2008
    • Ridgeland, MS
    • Posts 75
    • Points 1,475
    Re: Regarding clock spec file Reply

     We always add a good bit of clock uncertainty in our constraints to add extra margin on top of OCV derating. That way if we are just barely meeting timing, we know we still have a good bit of margin built in.

    • Post Points: 20
  • Fri, Jul 20 2012 1:53 AM

    • Ganga111AtFPS
    • Top 500 Contributor
    • Joined on Fri, Jun 29 2012
    • Hyderabad, Andhra Pradesh
    • Posts 21
    • Points 545
    Re: Regarding clock spec file Reply

     yes scrivner..

     At every stage while building delay tables ,cap_tables and giving uncertianity for a design the vendors and designers like us taking margins..

    so that even we met barely in STA not a problem for tape_out.. 

    • Post Points: 5
Page 1 of 1 (8 items)
Sort Posts:
Started by Ganga111AtFPS at 16 Jul 2012 02:25 AM. Topic has 7 replies.