Home > Community > Forums > Logic Design > clock tree design

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 clock tree design 

Last post Thu, May 24 2012 9:38 AM by cupidsd. 0 replies.
Started by cupidsd 24 May 2012 09:38 AM. Topic has 0 replies and 3375 views
Page 1 of 1 (1 items)
Sort Posts:
  • Thu, May 24 2012 9:38 AM

    • cupidsd
    • Not Ranked
    • Joined on Wed, Apr 25 2012
    • Posts 6
    • Points 105
    clock tree design Reply

    Hi,

    We are designing a basic clock tree for a chain of flip-flops. The method that we are using is logic effort. Since the clock tree is just a bunch of inverters, G=1. So we only need to find out H (electrical effort), which is equal to Cout/Cin.

    Here, Cout is the input capacitance of the flip-flop, which could be derived from the faundry's technology documents. But how to find out Cin. Is this equal to the pad's capacitance? If yes, how large is this and where to find out the value?

     Thanks a lot. 

    • Post Points: 5
Page 1 of 1 (1 items)
Sort Posts:
Started by cupidsd at 24 May 2012 09:38 AM. Topic has 0 replies.