Home > Community > Forums > RF Design > VCO jitter calculation using PNOISE simulation

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 VCO jitter calculation using PNOISE simulation 

Last post Mon, Feb 13 2012 12:13 AM by chadong. 2 replies.
Started by chadong 08 Feb 2012 10:27 PM. Topic has 2 replies and 5194 views
Page 1 of 1 (3 items)
Sort Posts:
  • Wed, Feb 8 2012 10:27 PM

    • chadong
    • Not Ranked
    • Joined on Thu, Jan 27 2011
    • Seoul, South Korea
    • Posts 11
    • Points 160
    VCO jitter calculation using PNOISE simulation Reply

    Hi all,

    I have two questions about pnoise jitter calculation in SpectreRF.

    1. What is the meaning of Freq. Multiplier in jitter calculator?

    2. What is the optimum integration range of phase noise for jitter calculation?

    Actually, I posted about similar subject last year, but I'm still confused..... : ( 

     

    I need to calculate VCO's jitter to estimate the SNR limit of synchronous ADC by clock.

    I've done PSS/PNOISE simulation like following condtion 

    - Free running VCO

    - VCO clock speed : 10MS/s

    - Total ADC conversion time : 100us(1000cycle)

    - PSS

    Beat frequency : 10MHz

    Output harmonics(Number of harmonics) : 0

    - PNOISE

    Output Frequency Sweep Range : 1~500MHz(I have no idea what's the right sweep range. I just think it would be wide enough)

    Maximum Sideband : 40(40 is enough to get accurate results in my case)

    Noise type : Jitter(Typically, ADC needs only RMS jitter, not phase noise)

     

    After PSS/PNOISE simulation, I caculated k-cycle jitter because the VCO is autonomous system and I need accumulated RMS jitter.

    Following is what I did.

    Results->Direct Plot->Main Form->select pnoise jitter(Analysis)->Jc(Function)->Number of cycles=1000->select RMS->

    ->Freq. Multiplier=1->Integration Limits:1kHz~20MHz

     

    Here are two questions as I asked above.

    1. What is the meaning of Freq. Multiplier in jitter calculator?

    2. What is the optimum integration range of phase noise for jitter calculation?

    I think the integration range of 1k~20MHz is enough, because total ADC's conversion time is 100us and 20MHz=10MHz(Fundamental X2)

    Is it proper approach?

    • Post Points: 20
  • Fri, Feb 10 2012 5:37 AM

    Re: VCO jitter calculation using PNOISE simulation Reply

    I believe the Freq Multiplier (which is really not clearly documented - it just says in various places that it defaults to 1, but gives no explanation, even in the documentation for the underlying functions drplRFJcc etc, as to what it actually means) is to allow you to say that you want the frequency used for the jitter calculation to be multiplied up from the frequency found in the PSS analysis. An example where that might be useful is when you have a divider and the PSS has found the divided frequency - but yet you are measuring the jitter elsewhere in the circuit (maybe on the divider input), and so you need to multiply the frequency of the PSS by the divide ratio of the divider to use the correct frequency in the calculations. However, I think you should log a service request to confirm this and request that it is properly documented.

    If your PSS fundamental is 10MHz, and you are using the PMjitter mode, you should not sweep the pnoise beyond half the PSS fundamental (5MHz). This is because the PMjitter mode adds an ideal sampler to the output of the circuit and this is sampling at the PSS fundamental rate - sweeping beyond this will alias the noise and cause overcounting of the noise. Since the sampler is there, it will automatically fold any noise into the output band anyway, so it should be sufficient to have an upper limit of 5MHz. The lower limit of 1kHz is OK, but in practice if K is 1000 you are only including frequencies as low as 10MHz/1000 - i.e. 10kHz. The integration automatically takes this into account - so it's fine to leave it as 1kHz.

    You might want to read the Jitter app note at <MMSIMinstDir>/tools/spectre/examples/SpectreRF_workshop/JitterAN.pdf

    Regards,

    Andrew.

    • Post Points: 20
  • Mon, Feb 13 2012 12:13 AM

    • chadong
    • Not Ranked
    • Joined on Thu, Jan 27 2011
    • Seoul, South Korea
    • Posts 11
    • Points 160
    Re: VCO jitter calculation using PNOISE simulation Reply

    Your comment is really helpful to understand PSS sim.

    Thank you for your reply, Andrew

     

    I read the app note you suggested(for version MMSIM6.0, March 2006), and I'm little confused about k-cycle jitter.

    From the note, section "Synchronous Jitter Versus Accumulating Jitter", autonomous circuits, e.g. VCO have only cycle-to-cycle jitter as the jitter performance as mentioned below

    "For autonomous circuits where there are no ideal reference transitions, you are limited to using self-referred jitter metrics. This jitter is accumulating jitter. The next cycle transition is the result of the previous cycle output, so the jitter variance accumulates from cycle-to-cycle"

    But, in the Figure 1-9 of the note, Cycle jitter is used as the jitter performance of VCO. 

    Could I use the K-cycle jitter as accumulating jitter of autonomous circuits?

    Which is right?

    • Post Points: 5
Page 1 of 1 (3 items)
Sort Posts:
Started by chadong at 08 Feb 2012 10:27 PM. Topic has 2 replies.