Home > Community > Forums > Logic Design > Clock gating cells constraints


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Clock gating cells constraints 

Last post Mon, Dec 4 2006 9:06 AM by archive. 0 replies.
Started by archive 04 Dec 2006 09:06 AM. Topic has 0 replies and 982 views
Page 1 of 1 (1 items)
Sort Posts:
  • Mon, Dec 4 2006 9:06 AM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    Clock gating cells constraints Reply


        I have multicycle paths from control registers to enable pin of clock gating cells.
    In RTL - Compiler CG cells are added only during synth -to_map stage, after synth -to_gen there are no "unmapped" CG cells. This forces me to add multicycle paths to CG cells only after mapping.
    It causes significally increased runtime, because during the mapping RC tries to close path to the enable of CG cell and work less on other pathes. The CG constraints are set after the mapping and incremental synthesis is used to close other paths, that still remain violated.
        Any suggestion how to set the constraints before mapping?

    Thanks in advance.

    Originally posted in cdnusers.org by Stalker
    • Post Points: 0
Page 1 of 1 (1 items)
Sort Posts:
Started by archive at 04 Dec 2006 09:06 AM. Topic has 0 replies.