Home > Community > Forums > Logic Design > Simulating an imported VHDL

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Simulating an imported VHDL 

Last post Wed, Aug 2 2006 4:04 AM by archive. 1 replies.
Started by archive 02 Aug 2006 04:04 AM. Topic has 1 replies and 1099 views
Page 1 of 1 (2 items)
Sort Posts:
  • Wed, Aug 2 2006 4:04 AM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,950
    Simulating an imported VHDL Reply

    Hi everybody
    I'm newbie in using Cadence, so pleas forgive me if my question is too banal.
    I need to simulate a logic component (so far it's synthetized only in VHDL) which must control an analog circuit. To do this I've imported a VHDL file into Cadence, and it created the 3 views (entity, structural, symbol).But when I put an instance of it in the schematic I want to simulate, I receive the following error message:
    Netlister: unable to descend into any of the views defined in the view list "spectre cmos_sch cmos.sch schematic veriloga ahdl" for instance ...

    If I've uderstood, I must put in the view list in the Environment window another view, for simulating VHDL imprted, but I have no idea about which view I have to put in...
    Thanks in advance
    Paolo


    Originally posted in cdnusers.org by Delfo
    • Post Points: 0
  • Wed, Aug 2 2006 8:57 AM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,950
    RE: Simulating an imported VHDL Reply

    Hi Paolo,
    I suggest you to repost this in the Custom IC or Functional Verification forum this does not fall into synthesis and test area. It would be more informative to say which Cadence tool you're using.

    synthman


    Originally posted in cdnusers.org by synthman
    • Post Points: 0
Page 1 of 1 (2 items)
Sort Posts:
Started by archive at 02 Aug 2006 04:04 AM. Topic has 1 replies.