Home > Community > Forums > Custom IC Design > Measuring loop gain of 6T SRAM during write operation

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Measuring loop gain of 6T SRAM during write operation 

Last post Mon, Nov 7 2011 2:00 AM by Andrew Beckett. 3 replies.
Started by Ivan13 02 Nov 2011 04:31 AM. Topic has 3 replies and 2091 views
Page 1 of 1 (4 items)
Sort Posts:
  • Wed, Nov 2 2011 4:31 AM

    • Ivan13
    • Not Ranked
    • Joined on Mon, Nov 3 2008
    • Posts 6
    • Points 105
    Measuring loop gain of 6T SRAM during write operation Reply
    Hi All I have measured loop gain of SRAM during hold operation (during hold it is just two inverters) for different initial conditions on two internal nodes ( Q and Q') and as expected, the two stable solutions will be with loop gain lower than 1. Loop gain is measured by putting AC source on one of the internal connections and measuring Vout/Vin of this AC source. DC operating point is secured by putting DC source with large inductance at two internal voltage Q and Q'. I tried to do the same for write operation which means to add 2 access transistors. I would expect to see only one solution (vdd,0) or (0, vdd) with loop gain
    • Post Points: 20
  • Fri, Nov 4 2011 3:05 AM

    Re: Measuring loop gain of 6T SRAM during write operation Reply

    That's all very interesting, but did you have a question? Make sure you provide enough information when you ask your question to increase the likelihood of somebody being able to answer it.

    Regards,

    Andrew.

    • Post Points: 20
  • Fri, Nov 4 2011 2:51 PM

    • Ivan13
    • Not Ranked
    • Joined on Mon, Nov 3 2008
    • Posts 6
    • Points 105
    Re: Measuring loop gain of 6T SRAM during write operation Reply
    Sorry, I wasn't clear. The title should be "How should I measure loop gain for write operation?" The results I get doesn't make sense, so my original question was how should I measure the loop gain Hope now it is clear Regards, Ivan
    • Post Points: 20
  • Mon, Nov 7 2011 2:00 AM

    Re: Measuring loop gain of 6T SRAM during write operation Reply

    You could try using spectre's stb analysis to measure the loop gain; you just need an iprobe or 0V vsource in the feedback loop to act as the measurement device for the stability analysis. I'm afraid I'm unfamiliar with the specifics of SRAM design to be able to give you anything more specific. The analysis will then allow you to plot the loop gain whilst keeping the loop closed without disturbing anything.

    Andrew.

    • Post Points: 5
Page 1 of 1 (4 items)
Sort Posts:
Started by Ivan13 at 02 Nov 2011 04:31 AM. Topic has 3 replies.