Home > Community > Forums > Logic Design > RTL compiler: Port names expansion of record types in vhdl synthesis

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

  RTL compiler: Port names expansion of record types in vhdl synthesis  

Last post Tue, Jun 13 2006 11:23 PM by archive. 2 replies.
Started by archive 13 Jun 2006 11:23 PM. Topic has 2 replies and 1698 views
Page 1 of 1 (3 items)
Sort Posts:
  • Tue, Jun 13 2006 11:23 PM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    RTL compiler: Port names expansion of record types in vhdl synthesis Reply

    I am synthesizing a vhdl netlist with pacakge declarations .The verilog o/p netlist has PORT names  expanded with record elelents .
    Is there a method where port names are output in the verilog as it is "without" the record elements.
    eg:
    type A is record
    x:std_logic_vector(15 downto 4);  
    end record;

    o/p of verilog netlist is  "port_name[x] " ;in [15:0]

    what should be dont to get only  ---> port_name 
    I have already tried the following variables;
    hdl_record_naming_style
    change_names

    Thanks
    sulabh


    Originally posted in cdnusers.org by sulabhv
    • Post Points: 0
  • Mon, Aug 21 2006 8:53 PM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    RE: RTL compiler: Port names expansion of record types in vhdl synthesis Reply

    I may ask a stupid question but why are you using a record, especially in the example you are providing? If you want to synthesize you RTL you need to use only bit (std_logic) and vectors (std_logic_vector), no enumerated types or anything else as it can not be properly represented after synthesis.

    So my recommendation is that you modify your VHDL so that your interface is not using record and then everything should be well.

    Eric.


    Originally posted in cdnusers.org by evenditti
    • Post Points: 0
  • Mon, Nov 27 2006 6:24 AM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    RE: RTL compiler: Port names expansion of record types in vhdl synthesis Reply

    Narrow minded advice. Records and Stucts in SV are extremely useful to the RTL designer. They create groups of signals which are easy to manage as you move up and down the hiearchy. Very easy to add a port to 10 levels of hierarchy when using records.

    A good synthesis tool would allow for a "bit", as is, and expanded representations. "Bit" would be the entire record as one long bit string. As is implies using the Record definition. Expanded is the Signal with some reasonable exanded definition using the record element names.

    I've been using Records in VHDL in another vendor's Tool since the mind 90's.


    Originally posted in cdnusers.org by bryan
    • Post Points: 0
Page 1 of 1 (3 items)
Sort Posts:
Started by archive at 13 Jun 2006 11:23 PM. Topic has 2 replies.