Home > Community > Forums > Logic Design > RTL Compiler: handling of system verilog interfaces

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 RTL Compiler: handling of system verilog interfaces 

Last post Thu, Aug 25 2011 3:43 PM by Pierre DN. 0 replies.
Started by Pierre DN 25 Aug 2011 03:43 PM. Topic has 0 replies and 3250 views
Page 1 of 1 (1 items)
Sort Posts:
  • Thu, Aug 25 2011 3:43 PM

    • Pierre DN
    • Not Ranked
    • Joined on Wed, Jun 30 2010
    • Posts 1
    • Points 5
    RTL Compiler: handling of system verilog interfaces Reply

    Is there a way to prevent RC from bitblasting SV Interfaces ? I would like to be able to write out the elaborated netlist using the write_hdl command but it seems interfaces are always exploded into individual signals.

    Filed under:
    • Post Points: 5
Page 1 of 1 (1 items)
Sort Posts:
Started by Pierre DN at 25 Aug 2011 03:43 PM. Topic has 0 replies.