Home > Community > Forums > Digital Implementation > [Encounter 6.2] how to derive clock frequency

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 [Encounter 6.2] how to derive clock frequency 

Last post Sat, Feb 9 2008 9:38 AM by archive. 0 replies.
Started by archive 09 Feb 2008 09:38 AM. Topic has 0 replies and 947 views
Page 1 of 1 (1 items)
Sort Posts:
  • Sat, Feb 9 2008 9:38 AM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    [Encounter 6.2] how to derive clock frequency Reply

    For research purpose, as a new user of SOC Encounter 6.2, my aim is to obtain clock frequency and area. I tried to place and route (with mostly "default" setting) my design. Currently I did not put filler cells and power strips. What I did was simply: Specify floorplan -> Add power ring -> Place standard cell and block -> Specify clock -> Nanoroute. My questions are: 1) There are some metal density violations. I am currently ignoring them. Considering there are no DRC, geometry, connectivity violations, following timing report is obtained. Setup mode all WNS (ns): 8.500 TNS (ns): 0.000 Hold mode all WNS (ns): 0.050 TNS (ns): 0.000 Does it mean by "clock length = (8.5-0.05) ns"? If not, in order to obtain (accurate) clock frequency, what should I check? 2) Typically, does area mean by the area of the core or I/O boundary?


    Originally posted in cdnusers.org by Moderatz
    • Post Points: 0
Page 1 of 1 (1 items)
Sort Posts:
Started by archive at 09 Feb 2008 09:38 AM. Topic has 0 replies.