I am starting a new layout, but I have a strange problem.
I drew the layout of a cell and now I am drawing the layout of a cell which contains the previous one.
The problem is that, generating from source the components, I don't see the layout of the previous cell, but only the transistors without interconnections. Maybe there is something wrong in the settings.
Please let me know, if you know what is the problem.