Home > Community > Forums > Digital Implementation > Estimating power stripe width

## Email

Recipients email * (separate multiple addresses with commas)

Message *

 Send yourself a copy

## Subscribe

Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.

First Name *

Last Name *

Email *

Company / Institution *

 Send Yourself A Copy

# Estimating power stripe width

Last post Fri, Dec 21 2007 1:25 AM by archive. 1 replies.
 Started by archive 21 Dec 2007 01:25 AM. Topic has 1 replies and 1135 views
• #### Fri, Dec 21 2007 1:25 AM

• archive
• Joined on Fri, Jul 4 2008
• Posts 88
• Points 4,930
Estimating power stripe width
 Hi All, Can Anyone guide me how to estimate the width of power stripe . Regards, KVBOriginally posted in cdnusers.org by viswanadhbabu
• Post Points: 0
• #### Thu, Jan 3 2008 1:00 PM

• archive
• Joined on Fri, Jul 4 2008
• Posts 88
• Points 4,930
RE: Estimating power stripe width
 Hi KVB,I just posted this to another thread:As for power stripe widths, these are usually back-of-the-envelope calculations. If you have a wirebond design, you can probably work up a spreadsheet that has the total expected power of the design, the widths and spacings of the stripes, voltage, design size, resistivity of the layers, and calculate a voltage drop. Then keep adjusting the width and spacing numbers until you get an acceptable drop, and start with that. Maybe add a fudge factor somewhere just to err on the conservative side. For flip chips, the calculations are not so easy, but you need much less striping in a flip-chip anyway since power comes down from bumps all over the core. So pick something to start with and do an IR analysis as early as possible.Hope that helps a bit,- KariOriginally posted in cdnusers.org by Kari
• Post Points: 0