Home > Community > Forums > Logic Design > Standard Cell Library Design

Email
* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Standard Cell Library Design 

Last post Sat, Jul 14 2012 8:38 AM by gentle. 1 replies.
Started by pmuppala 15 Jul 2010 02:21 PM. Topic has 1 replies.
Page 1 of 1 (2 items)
Sort Posts:

  • Thu, Jul 15 2010 2:21 PM

    • pmuppala
    • Not Ranked
    • Joined on Mon, Mar 29 2010
    • Posts 9
    • Points 165
    Standard Cell Library Design Reply
    I am planning to design a standard cell library for 90nm process using Cadence 6.1.3 version. Can someone help me know how to use the parameterised-cell concept in designing the library. Any reference to useful material or any other form of idea will be highly appreciated.
    • Post Points: 20

  • Sat, Jul 14 2012 8:38 AM

    • gentle
    • Not Ranked
    • Joined on Fri, Jul 13 2012
    • Posts 4
    • Points 35
    Re: Standard Cell Library Design Reply

     hi ,

    i need steps to create a standard cell library.I have drawn a mand gate layout using cadence virtuoso.I need steps to do cell characterization as well as generating LEF file.

    • Post Points: 5
Page 1 of 1 (2 items)
Sort Posts:
Started by pmuppala at 15 Jul 2010 02:21 PM. Topic has 1 replies.