Home > Community > Forums > Custom IC Design > Assert checks with extracted views

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Assert checks with extracted views 

Last post Tue, Aug 18 2009 7:52 AM by MarkSummers. 0 replies.
Started by MarkSummers 18 Aug 2009 07:52 AM. Topic has 0 replies and 692 views
Page 1 of 1 (1 items)
Sort Posts:
  • Tue, Aug 18 2009 7:52 AM

    • MarkSummers
    • Top 500 Contributor
    • Joined on Sat, Jul 18 2009
    • Raleigh, NC
    • Posts 33
    • Points 525
    Assert checks with extracted views Reply

    I have created some assert checks to check the risetimes on some input nodes in a cell(subcircuit)(call it A).  I want these checks to exist with this subcircuit  even as it gets used on other projects.  This works well for schematic simulations since the checks will always be referenced to the cell name no matter where it is used in the hierarchy.  However, when an extracted view is created, the subcircuit name is not explicitly preserved.  So now the input nodes on cell A get lost in the netlist and the assert statement no longer works. Is there a workaround for this. With Assura av_extracted views I know cross-probing works(not sure about calibre).  Is there a way that the these nodes can be found and checked in the simulation.  Note that the intent is for the assertion checks to be attached to cell A, so they are not aware of the hierarchy the cell is placed at.  Ideally these assertions should not need to be changed as the cell is used in multiple designs.

    Thanks for any input.

    • Post Points: 5
Page 1 of 1 (1 items)
Sort Posts:
Started by MarkSummers at 18 Aug 2009 07:52 AM. Topic has 0 replies.