Home > Community > Forums > Custom IC Design > PDK vs. Standard Cell Library


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 PDK vs. Standard Cell Library 

Last post Tue, Mar 31 2009 3:33 PM by Austin CAD Guy. 1 replies.
Started by weiz 30 Mar 2009 11:05 PM. Topic has 1 replies and 4023 views
Page 1 of 1 (2 items)
Sort Posts:
  • Mon, Mar 30 2009 11:05 PM

    • weiz
    • Not Ranked
    • Joined on Mon, Jul 14 2008
    • Posts 5
    • Points 100
    PDK vs. Standard Cell Library Reply


    I have a question regarding the differences between a PDK/CDK (Process/Cadence Design Kit) and a standard cell library. Sometime people use them interchangeably, but I think there are some inherent differences between these two things. Can anyone clarify this?

    The reason I asked this question is because recently I began searching for a MOSIS compatible 130nm or 90nm process for Cadence to do custom IC layout. I personally used GPDK and NCSU before; they have layout/schematic/symbol views for nmos, pmos, metal1-9, vias, nwell, psub... basically components that let users to build a circuit. However, GPDK is not MOSIS compatible and NCSU does not have 130nm or 90nm processes. I recently obtained IBM cms9flp process ARM Standard Cell Library, however, I don't know how to install it with Cadence. For GPDK or NCSU, there is a "lib" folder that contains all the components and their views (for example, lib/nmos/Layout, lib/nmos/Schematic...). However, there is no such thing for the ARM Standard Cell Library I obtained. Is this one of the differences between PDk and Standard Cell Library. Can anyone explain? I am wondering if I should be looking for cms9flp IBM PDK instead of the Standard Library.

    Thank you all in advanced!

    Filed under: , ,
    • Post Points: 20
  • Tue, Mar 31 2009 3:33 PM

    Re: PDK vs. Standard Cell Library Reply

    A PDK includes the technology data, the base devices, DRC and LVS decks, model files, etc. The CDK (complete design kit) usually is a PDK with digital standard cell libraries. The stdCellLibraries include .lib file (timing) Verilog, .LEF ( Library Echange Format ), GDS - physical layout and some other files are used for place and route.  The LEF is input (LEFin) to create the abstracts, the symbols (VerilogIn) and the layout (GDS). Once these are input, you will have your stdCell library.

    • Post Points: 5
Page 1 of 1 (2 items)
Sort Posts:
Started by weiz at 30 Mar 2009 11:05 PM. Topic has 1 replies.