Our design is a mix-signal chip. It contains half digital part and half analog part.
In order to have a more accurate system verification, we intend to use Verilog-AMS for the analog model and VHDL as the chip top.
This is the first try for us to do such a verification.
Anyon has idea whether this scheme is applicable or not?
Any reference on similar implementation.
Thanks and Best Regards