Home > Community > Forums > Digital Implementation > clock tree synthesis & clock mesh synthesis

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 clock tree synthesis & clock mesh synthesis 

Last post Thu, Nov 20 2008 8:30 PM by gops. 2 replies.
Started by gops 20 Nov 2008 12:17 AM. Topic has 2 replies and 4712 views
Page 1 of 1 (3 items)
Sort Posts:
  • Thu, Nov 20 2008 12:17 AM

    • gops
    • Top 75 Contributor
    • Joined on Tue, Sep 23 2008
    • Trivandrum, Kerala
    • Posts 118
    • Points 2,505
    clock tree synthesis & clock mesh synthesis Reply
    what is the difference between clock tree synthesis and clock mesh synthesis? How will i select one for the design ( i think only one of these is necessary for a single design). Please give me some guidelines regarding these. Thanks gops
    • Post Points: 20
  • Thu, Nov 20 2008 7:33 AM

    • BobD
    • Top 25 Contributor
    • Joined on Fri, Jul 11 2008
    • Chelmsford, MA
    • Posts 247
    • Points 9,325
    Re: clock tree synthesis & clock mesh synthesis Reply

    Hi gops,

    This is a valid question.  Clock Tree Synthesis is a long-standing technique widely available in place and route tools whereby the tool is tasked with automatically matching the arrival time of the clock signal at each target in the clock network by building a tree of buffers and inverters distributed across the design. I would estimate that 90+% of designs implemented in SoC-Encounter use this approach.

    Clock Mesh is an approach to consider when very tight control of arrival times of clock signals is mandatory. There are a few different approaches that fall into the Clock Mesh category, but essentially we seek to build a mesh-like strucutre across the chip with very regular drivers in the clock network.  This regularity leads to very similar arrival times at each target (ie "low skew").  The tradeoffs associated with Clock Mesh are typically:

    • Complexity of implementation
    • Higher power consumption
    • Greater routing resources used by the clock mesh

    Hope this helps!
    -Bob

     

    • Post Points: 5
  • Thu, Nov 20 2008 8:30 PM

    • gops
    • Top 75 Contributor
    • Joined on Tue, Sep 23 2008
    • Trivandrum, Kerala
    • Posts 118
    • Points 2,505
    Re: clock tree synthesis & clock mesh synthesis Reply
    Hi Bob;
    Thanks for the reply.
    I think it will be helpful if you give some more idea about the clock mesh about how the tight control of arrival times is met better than clock tree and also about how clock buffers are inserted in the mesh such things. Also it will be better understood if you can give a snapshot of the clock mesh .
     
    Thanks N regards
    gops.
    • Post Points: 5
Page 1 of 1 (3 items)
Sort Posts:
Started by gops at 20 Nov 2008 12:17 AM. Topic has 2 replies.