Home > Community > Forums > Custom IC Design > my problem with assura RCX

Email
* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 my problem with assura RCX 

Last post Mon, Nov 10 2008 5:24 AM by mighty. 0 replies.
Started by mighty 10 Nov 2008 05:24 AM. Topic has 0 replies.
Page 1 of 1 (1 items)
Sort Posts:

  • Mon, Nov 10 2008 5:24 AM

    • mighty
    • Not Ranked
    • Joined on Mon, Nov 10 2008
    • Beijing, Beijing
    • Posts 1
    • Points 5
    my problem with assura RCX Reply

    hi,guys

    These days I am doing a layout,I set up vdd and gnd as input pins and label in the layout.After I run a rcx to extract the RC parasitics,backannotate and find that, the pcapacitors are displayed without the presistor, it showed "r=NA". In the CIW, it prompts no DC path warning. But in the av_extracted view, I can see presistors by enlarging the layout. How can I  figure this out? Thanks
    Filed under: , ,
    • Post Points: 5
Page 1 of 1 (1 items)
Sort Posts:
Started by mighty at 10 Nov 2008 05:24 AM. Topic has 0 replies.