Home > Community > Forums > Custom IC Design > Regarding SUBCIRCUIT

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Regarding SUBCIRCUIT 

Last post Sun, Nov 30 2008 9:35 PM by Marke. 1 replies.
Started by Renju R Thomas 04 Nov 2008 11:53 PM. Topic has 1 replies and 1098 views
Page 1 of 1 (2 items)
Sort Posts:
  • Tue, Nov 4 2008 11:53 PM

    Regarding SUBCIRCUIT Reply

    I have instances of a subcircuit< say, ABC> in different blocks of my design. But when i  created netlist, the port mapping  is  correct only in one block.

    Eg: 

    Three main blocks are AAA, BBB and  CCC. I used ABC in AAA, BBB and  CCC. But when i created netlist, the port mapping for ABC is correct only in AAA. In BBB and CCC, it is not showing all the ports of ABC.

     So, i couln't make my design LVS clean.

    Please tell me how to solve this. 

    Thanks & Regards,

    Renju

     

    • Post Points: 20
  • Sun, Nov 30 2008 9:35 PM

    • Marke
    • Not Ranked
    • Joined on Wed, Nov 26 2008
    • Beijing, Beijing
    • Posts 2
    • Points 10
    Re: Regarding SUBCIRCUIT Reply

    I think you should update the CDF of the subcircuit ABC. You can just

    re-create the symbol view form the scheatic view, the CDF will update

    automaticlly. Hope this can help.

    • Post Points: 5
Page 1 of 1 (2 items)
Sort Posts:
Started by Renju R Thomas at 04 Nov 2008 11:53 PM. Topic has 1 replies.