Hi guys, please feel free to point me the correct forum, this is a custom layout question but i can't find a more appropriate place to post it yet:
-------------------------------------------------------------------------------------------------------------------------------------------
I'm finding that on a given VCAR routed net that at its end point where is meets the pin, if there is a via directly on the pin it is single (1x1) even though i have specified 2x1 vias for all nets. If i trace such a net there are multiple vias(2x1) at all other metal jumps. Here is my .do commands:
unselect all nets
select all nets
define (class myNets (selected))
unselect all nets
circuit class myNets (use_via (use_array M2_M1 1 2) (use_array M3_M2 1 2) (use_array M4_M3 1 2))
rule ic (stack_via any_overlap)
Thanks in advance
Stu