Thanks for that Cadence provide the PLL designer with a good tool named Noise-Aware PLL Flow. I have succeed to extract the PFDCP and VCO macro and its noise. However, when I run the overall pll bench follow the guidance, there is no PLL Noise PSD Data to plot though the PLL is locked properly in the transient simulation. Your answer is really appreciated. Thanks a lot!