Home > Community > Forums > Digital Implementation > Great power estimation article on EETimes

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Great power estimation article on EETimes 

Last post Tue, Sep 18 2007 5:53 PM by archive. 0 replies.
Started by archive 18 Sep 2007 05:53 PM. Topic has 0 replies and 918 views
Page 1 of 1 (1 items)
Sort Posts:
  • Tue, Sep 18 2007 5:53 PM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    Great power estimation article on EETimes Reply

    Low-power design was certainly a hot topic at CDNLive Silicon Valley last week.  One common question that surfaced repeatedly is how one can accurately estimate power.  EETimes has just published a great "tips and tricks" article by Brad Miller.  In it, Brad outlines at a high level, a great way to bring more power predictability to the logic design and synthesis process.

    http://www.eetimes.com/news/design/showArticle.jhtml?articleID=201805258

    Luke


    Originally posted in cdnusers.org by lukelang
    • Post Points: 0
Page 1 of 1 (1 items)
Sort Posts:
Started by archive at 18 Sep 2007 05:53 PM. Topic has 0 replies.