Home > Community > Forums > Digital Implementation > Low Power tip of the Week: Special cells fro advanced low power techniques

Email
* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Low Power tip of the Week: Special cells fro advanced low power techniques 

Last post Wed, Jan 31 2007 2:22 AM by archive. 0 replies.
Started by archive 31 Jan 2007 02:22 AM. Topic has 0 replies.
Page 1 of 1 (1 items)
Sort Posts:

  • Wed, Jan 31 2007 2:22 AM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,740
    Low Power tip of the Week: Special cells fro advanced low power techniques Reply

    One thing to note when designing for low power using advanced LP methodologies is: Make sure the library you are using has the required low power cells

    Multiple supply voltage: Level shifter cells
    Power shutoff: Isolation cells, power switch cells

    Libraries for older process nodes (130nm and older) usually will not contain the cells above, so you might have to design them before you can use them.

    Questions? Comment? Feel free to post!


    Originally posted in cdnusers.org by wtan
    • Post Points: 0
Page 1 of 1 (1 items)
Sort Posts:
Started by archive at 31 Jan 2007 02:22 AM. Topic has 0 replies.