Home > Community > Forums > Digital Implementation > Low Power tip of the Week: MSV synthesis - implications

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Low Power tip of the Week: MSV synthesis - implications 

Last post Tue, Nov 21 2006 5:47 PM by archive. 0 replies.
Started by archive 21 Nov 2006 05:47 PM. Topic has 0 replies and 971 views
Page 1 of 1 (1 items)
Sort Posts:
  • Tue, Nov 21 2006 5:47 PM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,950
    Low Power tip of the Week: MSV synthesis - implications Reply

    One subtle implication of lowering the operating voltage of a power domain in a design that employs voltage scaling is: the more you lower the operating voltage, the worse timing becomes (cells have less drive strength, more delay etc). Therefore, in order to get back to the original timing, the synthesis tool has to optimize the design further. This *might* lead to the designer not getting as much power savings as originally expected.
     
    Therefore, it's helpful to be using a library set that is less sensitive to operating voltages (timing-wise), when applying voltage scaling to a design.


    Originally posted in cdnusers.org by wtan
    • Post Points: 0
Page 1 of 1 (1 items)
Sort Posts:
Started by archive at 21 Nov 2006 05:47 PM. Topic has 0 replies.