Home > Community > Forums > Cadence Academic Network
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Cadence Academic Network Forum

Page 4 of 7     First 1234567 Last
  Topics   Replies     Views     Last Post  
Post problem in ADE L simulation
started by Vi Muthukumar  on 24 May 2012 11:44 PM   
1 810 By Vi Muthukumar
01 Jun 2012 10:14 PM   
Post Deriv Function in Calculator
started by Eshar  on 12 May 2012 07:09 PM   
0 798 By Eshar
12 May 2012 07:09 PM   
Post Simulating CMOS D type FF as divide by two but using Vss = -6 and Vdd = 0
started by OldJohnnyBoy  on 03 May 2012 10:38 AM   
0 477 By OldJohnnyBoy
03 May 2012 10:38 AM   
Post abrup jump in step response of analog LPF
started by nzborsti  on 26 Apr 2012 01:49 AM   
0 453 By nzborsti
26 Apr 2012 01:49 AM   
Post save data
started by Giulia  on 13 Apr 2011 01:26 AM   
3 2180 By Viren
09 Apr 2012 01:02 PM   
Post Passing text to a subcircuit (.TEXT)
started by lmnieto2  on 16 Mar 2012 03:22 AM   
7 2044 By lmnieto2
27 Mar 2012 02:43 AM   
Post LC Oscillator - Cadence
started by rsrk  on 21 Feb 2012 05:15 AM   
0 575 By rsrk
21 Feb 2012 05:15 AM   
Post model libraries in simulator window without loading state
started by CClauson  on 17 Feb 2012 12:37 PM   
0 483 By CClauson
17 Feb 2012 12:37 PM   
Post Trying to run simulations with UA741 Op-Amp "No PSpiceTemplate for U1, ignoring"
started by JohnyQ  on 10 Feb 2012 04:07 PM   
1 5770 By oldmouldy
11 Feb 2012 11:31 AM   
Post Netlist Creation
started by ClericHeights  on 09 Feb 2012 09:21 PM   
0 480 By ClericHeights
09 Feb 2012 09:21 PM   
Post effect of leakage Opt
started by DSubbu  on 21 Jan 2012 05:50 PM   
0 817 By DSubbu
21 Jan 2012 05:50 PM   
Post different types of cells in timing fix
started by DSubbu  on 14 Jan 2012 05:56 PM   
1 1084 By Kari
16 Jan 2012 07:43 AM   
Post lvt Vs hvt Vs svt
started by DSubbu  on 14 Jan 2012 05:44 PM   
1 2909 By Arghya
15 Jan 2012 11:02 PM   
Post orcad 16.3 run time error
started by Karthick B  on 13 Jan 2012 10:11 PM   
0 1119 By Karthick B
13 Jan 2012 10:11 PM   
Post Launching Master diploma in Automotive and Aerospace design
started by caddcentrews  on 02 Jan 2012 10:21 PM   
0 1117 By caddcentrews
02 Jan 2012 10:21 PM   
Post Help so quickly please...
started by desperado8  on 25 Dec 2011 09:43 AM   
0 780 By desperado8
25 Dec 2011 09:43 AM   
Post New guy questions
started by imagiro1  on 16 Dec 2011 07:22 PM   
1 535 By Abhishek Rai
21 Dec 2011 12:36 PM   
Post not able to design 7447A 7segment IC in Pspice
started by tushi  on 02 Dec 2011 10:37 PM   
2 1872 By sorabhd
05 Dec 2011 07:21 PM   
Post PCB Design GXL trace model
started by john2003tw  on 05 Dec 2011 06:54 PM   
0 537 By john2003tw
05 Dec 2011 06:54 PM   
Post Spicy Schematics for iPad - great for students, engineers, and professors!
started by EdPat  on 03 Nov 2011 06:32 PM   
0 746 By EdPat
03 Nov 2011 06:32 PM   

Page 4 of 7     First 1234567 Last

There are 1853 guest(s) and 3 member(s) online:
JDE4,

Most Active Users


Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.