Home > Community > Forums > Custom IC Design

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Custom IC Design Forum

Page 138 of 160     First ... 134135136137138139140141142 ... Last
  Topics   Replies     Views     Last Post  
Post Encounter "short" violations
started by superman321  on 08 Sep 2009 07:11 PM   
2 866 By Andrew Beckett
09 Sep 2009 10:28 AM   
Post How to get min value of a transistor width/length in a given pdk by skill?
started by IC Layout  on 08 Sep 2009 08:00 AM   
1 2296 By Andrew Beckett
08 Sep 2009 08:37 AM   
Post Can OpenAccess stream in abd out gzip gds
started by Bidou  on 04 Sep 2009 11:04 AM   
1 759 By Andrew Beckett
07 Sep 2009 01:39 AM   
Post Layout and LVS of a non-standard device!
started by Ueue  on 03 Sep 2009 01:03 AM   
3 1336 By Andrew Beckett
03 Sep 2009 02:41 PM   
Post Cut Guard Ring - TTB
started by kashvi  on 03 Sep 2009 01:49 AM   
0 795 By kashvi
03 Sep 2009 01:49 AM   
Post Questions Regarding the Virtuoso XL Layout
started by tester  on 29 Aug 2009 04:48 PM   
3 938 By Vabzter
02 Sep 2009 02:35 AM   
Post MOS area and perimeter are not calculated from parametrized w and l
started by joliveros  on 09 Jun 2009 09:57 PM   
3 2184 By Andrew Beckett
02 Sep 2009 12:30 AM   
Post Cannot view output log in ADE GXL during simulation
started by Grover  on 01 Sep 2009 01:40 AM   
6 2311 By Grover
01 Sep 2009 03:47 AM   
Post behavioral VHDL description to Cadence Schematic
started by PrachiB  on 27 Aug 2009 08:45 AM   
2 1642 By Andrew Beckett
01 Sep 2009 02:30 AM   
Post hexadecimal numbers in veriloga
started by Nikolaj  on 01 Sep 2009 01:11 AM   
3 1550 By Andrew Beckett
01 Sep 2009 01:38 AM   
Post executable ncsim is not found in UNIX path
started by PrachiB  on 28 Aug 2009 04:53 PM   
2 1418 By PrachiB
31 Aug 2009 05:35 PM   
Post IUS8.2: convert logic value to wreal
started by Chris Smit  on 28 Aug 2009 05:12 AM   
1 1093 By Chris Smit
28 Aug 2009 06:35 AM   
Post Assert checks for overvoltage with duty-cycle
started by MarkSummers  on 18 Aug 2009 07:44 AM   
7 2544 By MarkSummers
26 Aug 2009 09:50 AM   
Post Monte Carlo simulation
started by whlinfei  on 20 Aug 2009 12:10 AM   
3 2839 By Andrew Beckett
26 Aug 2009 02:57 AM   
Post spectre simulation error
started by Pramod  on 10 Aug 2009 03:48 AM   
1 985 By haikom
24 Aug 2009 12:56 AM   
Post Sroute and vias in Encounter
started by konx  on 21 Aug 2009 05:52 AM   
0 1147 By konx
21 Aug 2009 05:52 AM   
Post Spectre Simulation using IBM_PDK and ARM Std Cell Libraries
started by canuck  on 18 Aug 2009 02:41 AM   
2 3119 By Andrew Beckett
20 Aug 2009 05:56 AM   
Post Assert checks with extracted views
started by MarkSummers  on 18 Aug 2009 07:52 AM   
0 688 By MarkSummers
18 Aug 2009 07:52 AM   
Post Encounter OpenAcces: problems with exporting design
started by konx  on 18 Aug 2009 01:11 AM   
0 931 By konx
18 Aug 2009 01:11 AM   
Post Noise simulation
started by Babler09  on 07 Aug 2009 01:40 PM   
1 1519 By Andrew Beckett
15 Aug 2009 11:27 PM   

Page 138 of 160     First ... 134135136137138139140141142 ... Last

There are 1169 guest(s) and 1 member(s) online:
Amardeep

Most Active Users


Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.