Home > Community > Forums > Custom IC Design

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Custom IC Design Forum

Page 1 of 159     12345 ... Last
  Topics   Replies     Views     Last Post  
Sticky Guidelines for the Custom IC Design Forum
started by Andrew Beckett  on 29 Jul 2011 01:20 AM   
0 20429 By Andrew Beckett
29 Jul 2011 01:20 AM   
Post To categorize the cell-views in a Library
started by RFStuff  on Today at 06:11 AM   
0 12 By RFStuff
Today at 06:11 AM   
Post Configuring new PDK
started by Vishnuram  on 21 Aug 2014 10:22 PM   
8 260 By Vishnuram
Yesterday at 11:40 PM   
Post converting bus pin to non bus in Layout L
started by FlinxSL  on Yesterday at 05:16 PM   
0 35 By FlinxSL
Yesterday at 05:16 PM   
Post Setting up used defined graph properties
started by Darshak  on Yesterday at 09:11 AM   
0 46 By Darshak
Yesterday at 09:11 AM   
Post PVS LVS
started by Stefan Keil  on 12 Aug 2014 05:59 AM   
4 356 By Stefan Keil
Yesterday at 07:28 AM   
Post Substrate extraction issue - gpdk090
started by jgmelo  on Yesterday at 05:05 AM   
0 50 By jgmelo
Yesterday at 05:05 AM   
Post Error on creating wire in Virtuoso
started by Shameel  on 29 Jan 2014 05:36 AM   
5 3635 By theopaone
25 Aug 2014 09:49 AM   
Post How to close a netlist in Ocean
started by lchen  on 20 Aug 2014 04:33 PM   
2 212 By lchen
24 Aug 2014 05:24 PM   
Post 32n finfet vs 32n mosfet simulate
started by troy366  on 20 Aug 2014 12:47 PM   
1 238 By Quek
23 Aug 2014 01:17 AM   
Post How to override Rule-deck default FilterOptions in ASSURA
started by RFStuff  on 21 Aug 2014 05:05 AM   
1 203 By Quek
23 Aug 2014 01:13 AM   
Post how to pass the windowid number to the assistSlider
started by coldgemini  on 22 Aug 2014 07:41 PM   
0 160 By coldgemini
22 Aug 2014 07:41 PM   
Post Problem with Assura license
started by 03123308555  on 22 Aug 2014 08:36 AM   
1 177 By Quek
22 Aug 2014 07:25 PM   
Post Declaring global net in schematic composer
started by RFStuff  on 22 Aug 2014 03:50 AM   
2 168 By RFStuff
22 Aug 2014 11:41 AM   
Post Viewing Monte Carlo results having run spectre and viva standalone
started by SteveL  on 22 Aug 2014 11:15 AM   
0 150 By SteveL
22 Aug 2014 11:15 AM   
Post DC-DC Converter/ Feedback/ Verilog-A
started by Pyroblast  on 13 Aug 2014 03:13 AM   
36 785 By Frank Wiedmann
22 Aug 2014 01:10 AM   
Post viva window default size and position
started by david0526  on 07 Aug 2014 05:32 PM   
2 383 By dontpanic
21 Aug 2014 02:23 AM   
Post short a particular device terminals while probing a net
started by GTRam  on 20 Aug 2014 06:44 PM   
0 184 By GTRam
20 Aug 2014 06:44 PM   
Post How to set Vth (voltage threshold) for MOSFET?
started by SoSong  on 18 Jul 2014 12:10 PM   
6 454 By eliav
18 Aug 2014 10:11 AM   
Post Model Library Setup for ADE for IBM PDK bicmos8hp V1.5.0.2HP
started by bimana  on 18 Aug 2014 08:34 AM   
0 227 By bimana
18 Aug 2014 08:34 AM   

Page 1 of 159     12345 ... Last

There are 353 guest(s) and 0 member(s) online:


Most Active Users


Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.