Home > Community > Forums > Custom IC Design

Share

  • Email
  • Social Web
* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Custom IC Design Forum

Page 1 of 94     12345 ... Last
  Topics   Replies     Views     Last Post  
Sticky Guidelines for the Custom IC Design Forum
started by Andrew Beckett  on 29 Jul 2011 01:20 AM   
0 5934 By Andrew Beckett
29 Jul 2011 01:20 AM   
Post Problems importing a CDL with resistors and diodes
started by TAnderson  on 19 May 2012 02:07 PM   
1 213 By TAnderson
Today at 06:49 AM   
Post Importing a def file (made in encounter) into virtuoso.
started by Mikutine  on 22 May 2012 03:21 AM   
2 152 By Mikutine
Today at 05:36 AM   
Post how to find out gate capacitance
started by cupidsd  on Yesterday at 09:31 AM   
1 58 By baenischfau
Yesterday at 11:34 PM   
Post cdb2oa (PcellEvalFail)
started by Peter123  on 22 May 2012 01:15 AM   
2 160 By Andrew Beckett
Yesterday at 11:23 PM   
Post About unregular shape in layout: Cadence CAD and fabrication
started by bjbit  on Yesterday at 04:52 PM   
0 41 By bjbit
Yesterday at 04:52 PM   
Post ADE XL doesn't run
started by navi2582  on 22 May 2012 07:40 PM   
12 163 By navi2582
Yesterday at 12:05 PM   
Post substrate noise analysis
started by whlinfei  on 23 May 2012 08:48 PM   
0 87 By whlinfei
23 May 2012 08:48 PM   
Post ADEXL Monte Carlo Simulation Error: no statistical data generated for the test
started by ranran  on 23 May 2012 11:26 AM   
0 90 By ranran
23 May 2012 11:26 AM   
Post Extracted-View simulation fails with 6.1.5 but not with 6.1.4
started by baenischfau  on 23 May 2012 12:08 AM   
0 95 By baenischfau
23 May 2012 12:08 AM   
Post automatic insertion of E2R and R2E connect modules
started by freitas  on 22 May 2012 09:28 AM   
0 156 By freitas
22 May 2012 09:28 AM   
Post Transient Analysis: tran_info and finalTimeOP
started by BVT1  on 22 May 2012 01:52 AM   
0 130 By BVT1
22 May 2012 01:52 AM   
Post Exporting correctly scaled GDS file in IC6
started by TimirDatta  on 21 May 2012 08:19 PM   
0 143 By TimirDatta
21 May 2012 08:19 PM   
Post verilog-a - model ac biasing
started by soathana  on 10 May 2012 12:52 AM   
4 402 By ESTEC
21 May 2012 02:37 AM   
Post Can't import techfile into abstract (IC6.1.4)
started by dura  on 19 Dec 2009 11:47 AM   
2 924 By Aritra
21 May 2012 01:49 AM   
Post Translating IC5 libaries to IC6
started by DineshBabu  on 21 May 2012 01:25 AM   
2 160 By DineshBabu
21 May 2012 01:35 AM   
Post how to recover a locked simulation on the Cadence server?
started by sohaibafridi  on 17 Apr 2012 12:49 AM   
11 674 By Quek
19 May 2012 04:47 PM   
Post getting rid of little informational text on mpps
started by linbo  on 18 May 2012 11:56 AM   
3 259 By linbo
18 May 2012 02:37 PM   
Post Writing simulation data into a file after running
started by Medya  on 17 May 2012 11:27 PM   
1 318 By Andrew Beckett
18 May 2012 09:56 AM   
Post ADE XL: default x axis for plots
started by keble6  on 18 May 2012 06:46 AM   
2 248 By keble6
18 May 2012 09:14 AM   

Page 1 of 94     12345 ... Last

There are 231 guest(s) and 0 member(s) online:


Most Active Users


Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.