Home > Community > Forums > Logic Design
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Logic Design Forum

Page 5 of 28     First 123456789 ... Last
  Topics   Replies     Views     Last Post  
Post Error : Verilog-2001 feature.
started by rexnyu  on 26 Mar 2013 09:23 AM   
1 709 By rexnyu
26 Mar 2013 10:24 AM   
Post synthesis warning of undriven signal
started by projectd2007  on 12 Mar 2013 01:45 AM   
1 818 By grasshopper
18 Mar 2013 07:34 AM   
Post RC ; sdc ; load_of
started by Yemelya  on 12 Jul 2011 08:54 AM   
5 4215 By grasshopper
18 Mar 2013 07:28 AM   
Post Warning during RTL Synthesis
started by Arslan  on 28 Jan 2013 11:22 PM   
4 1339 By admin
15 Mar 2013 02:10 PM   
Post Difference betweeen synthesize- generic, mapped, placed in RC
started by ChInNi miSSing  on 24 Feb 2011 02:26 AM   
2 1456 By ChennaKesava
06 Mar 2013 01:26 AM   
Post Report all the flops using a particular clock
started by beginer  on 04 Mar 2013 10:22 PM   
0 610 By beginer
04 Mar 2013 10:22 PM   
Post Which VDD and Ground sources?
started by FrancisFogarty  on 28 Feb 2013 11:18 AM   
0 628 By FrancisFogarty
28 Feb 2013 11:18 AM   
Post rigid flex
started by runu  on 21 Feb 2013 08:50 AM   
0 587 By runu
21 Feb 2013 08:50 AM   
Post Disable Scan Shift Enable in Functional Mode
started by Terry2000  on 15 Feb 2013 03:37 AM   
3 1238 By bmiller
19 Feb 2013 10:10 AM   
Post Multi Mode synthesis v/s Multi Corner synthesis
started by tanyacool  on 18 Feb 2013 11:01 PM   
0 789 By tanyacool
18 Feb 2013 11:01 PM   
Post RTL Compiler Hierarchical Flow
started by lvcargnini  on 05 Feb 2013 06:55 AM   
1 1157 By grasshopper
06 Feb 2013 05:53 AM   
Post Getting Error during Shadow logic insetion in share mode
started by ardas21  on 04 Feb 2013 02:33 AM   
0 628 By ardas21
04 Feb 2013 02:33 AM   
Post Lowpower : CPF Compiler support.
started by NTlp  on 27 Jan 2013 07:56 PM   
6 1182 By grasshopper
30 Jan 2013 06:24 AM   
Post how preserve ports when use delete_unloaded_undriven command
started by daijin  on 29 Jan 2013 10:14 AM   
6 1235 By daijin
30 Jan 2013 05:59 AM   
Post Vector File
started by girishmtech  on 29 Jan 2013 08:43 AM   
0 837 By girishmtech
29 Jan 2013 08:43 AM   
Post Illegal assignment to constant
started by ardas21  on 28 Jan 2013 01:53 AM   
0 652 By ardas21
28 Jan 2013 01:53 AM   
Post Conformal-LP : Understanding liberty files.
started by nitint08  on 15 Jan 2013 02:04 AM   
6 2112 By NTlp
24 Jan 2013 11:22 PM   
Post RTL Complier flow with clock gating and scan insertion
started by Terry2000  on 17 Jan 2013 07:20 AM   
2 1116 By Terry2000
18 Jan 2013 09:23 AM   
Post Rtl Compiler behaviour on clock
started by tanyacool  on 16 Jan 2013 03:38 AM   
3 976 By grasshopper
17 Jan 2013 06:34 AM   
Post no constraints on hierarchial boundaries
started by tanyacool  on 16 Jan 2013 11:08 PM   
1 649 By grasshopper
17 Jan 2013 06:30 AM   

Page 5 of 28     First 123456789 ... Last

There are 1892 guest(s) and 0 member(s) online:


Most Active Users


Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.