Cadence.com will be under maintenance from Friday, Oct. 3rd at 6pm (PST) thru Sunday, Oct 5th at 11pm (PST).
Cadence.com login, registration, community posting and commenting functionalities will be disabled.
Home > Community > Forums > Logic Design
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Logic Design Forum

Page 22 of 28     First ... 181920212223242526 ... Last
  Topics   Replies     Views     Last Post  
Post Query Post Synthesis vs. Post PAR verification using Conformal
started by archive  on 26 Oct 2007 07:00 AM   
3 1565 By archive
26 Oct 2007 07:00 AM   
Post LEC : Unmapped Points issue
started by archive  on 25 Oct 2007 09:14 AM   
4 3191 By archive
25 Oct 2007 09:14 AM   
Post Driving of reset line - order of magnitude difference between RC & PrimeTime
started by archive  on 18 Oct 2007 10:07 AM   
3 1972 By archive
18 Oct 2007 10:07 AM   
Post rc-physical
started by archive  on 15 Oct 2007 08:55 AM   
1 864 By archive
15 Oct 2007 08:55 AM   
Post Silicon Valley CDNLive! 2007 Proceedings are now available online
started by archive  on 11 Oct 2007 02:11 PM   
7 2097 By archive
11 Oct 2007 02:11 PM   
Post TIP OF THE MONTH: Oct. 2007: level shifter checking
started by archive  on 08 Oct 2007 01:37 PM   
0 1063 By archive
08 Oct 2007 01:37 PM   
Post 2-dim. array of record-typed generics
started by archive  on 25 Sep 2007 06:06 AM   
3 1141 By archive
25 Sep 2007 06:06 AM   
Post Tap-Current
started by archive  on 24 Sep 2007 02:13 AM   
1 859 By archive
24 Sep 2007 02:13 AM   
Post setting rc constraints
started by archive  on 21 Sep 2007 01:59 PM   
1 919 By archive
21 Sep 2007 01:59 PM   
Post Error saying "Direction of module port... is not defined" bit blasted verilog netlist
started by archive  on 19 Sep 2007 07:26 AM   
0 936 By archive
19 Sep 2007 07:26 AM   
Post TIP OF THE MONTH – Sept. 2007: Set-Up Automation
started by archive  on 07 Sep 2007 10:05 AM   
0 840 By archive
07 Sep 2007 10:05 AM   
Post Handling abort points
started by archive  on 06 Sep 2007 12:42 AM   
1 1008 By archive
06 Sep 2007 12:42 AM   
Post About Netlist
started by archive  on 01 Sep 2007 04:15 AM   
1 823 By archive
01 Sep 2007 04:15 AM   
Post RC see paths through the memories.
started by archive  on 30 Aug 2007 12:17 AM   
5 1447 By archive
30 Aug 2007 12:17 AM   
Post Issue with gated clock
started by archive  on 29 Aug 2007 09:39 AM   
3 1487 By archive
29 Aug 2007 09:39 AM   
Post using variables for command options in Setup Mode and wlec_master.* files
started by archive  on 29 Aug 2007 02:57 AM   
7 2108 By archive
29 Aug 2007 02:57 AM   
Post Complex cell
started by archive  on 20 Aug 2007 11:51 PM   
0 710 By archive
20 Aug 2007 11:51 PM   
Post Synthesis with ECSM or CCS
started by archive  on 20 Aug 2007 11:43 PM   
1 1544 By archive
20 Aug 2007 11:43 PM   
Post Forwarding RTL pragmas to Encounter
started by archive  on 20 Aug 2007 01:18 AM   
4 1828 By archive
20 Aug 2007 01:18 AM   
Post typedef enum in SV
started by archive  on 17 Aug 2007 01:54 PM   
1 1000 By archive
17 Aug 2007 01:54 PM   

Page 22 of 28     First ... 181920212223242526 ... Last

There are 1548 guest(s) and 0 member(s) online:


Most Active Users


Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.