Home > Community > Forums > Logic Design
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Logic Design Forum

Page 21 of 28     First ... 171819202122232425 ... Last
  Topics   Replies     Views     Last Post  
Post Unmapped point (not-mapped) issue
started by archive  on 12 Feb 2008 03:23 AM   
3 2912 By archive
12 Feb 2008 03:23 AM   
Post few ques ..
started by archive  on 06 Feb 2008 05:50 PM   
1 916 By archive
06 Feb 2008 05:50 PM   
Post How do you find the driving cell?
started by archive  on 04 Feb 2008 07:11 AM   
4 1390 By archive
04 Feb 2008 07:11 AM   
Post Conformal struggles to resolve abort points (due to complex logic)
started by archive  on 31 Jan 2008 07:58 AM   
3 3817 By archive
31 Jan 2008 07:58 AM   
Post report on FFs, Latchs
started by archive  on 25 Jan 2008 02:59 PM   
1 988 By archive
25 Jan 2008 02:59 PM   
Post flat netlist
started by archive  on 17 Jan 2008 09:27 AM   
4 2449 By archive
17 Jan 2008 09:27 AM   
Post RTL vs. gate netlist verification mapping problem
started by archive  on 16 Jan 2008 08:21 AM   
1 1160 By archive
16 Jan 2008 08:21 AM   
Post lint warning waiver
started by archive  on 08 Jan 2008 11:36 AM   
2 1271 By archive
08 Jan 2008 11:36 AM   
Post CCD: report of certain modules
started by archive  on 15 Dec 2007 06:43 AM   
1 1577 By archive
15 Dec 2007 06:43 AM   
Post memory synthesis RTL Compiler commands
started by archive  on 13 Dec 2007 01:39 PM   
2 2377 By archive
13 Dec 2007 01:39 PM   
Post E Gates
started by archive  on 06 Dec 2007 07:05 AM   
1 961 By archive
06 Dec 2007 07:05 AM   
Post poor performance of LEC compile -parallel
started by archive  on 29 Nov 2007 11:56 PM   
1 1242 By archive
29 Nov 2007 11:56 PM   
Post turn off the unmapped test ports, circuits
started by archive  on 27 Nov 2007 02:46 PM   
1 979 By archive
27 Nov 2007 02:46 PM   
Post Gate-leve sim, sdf back annotation warnings
started by archive  on 14 Nov 2007 08:47 PM   
2 4561 By archive
14 Nov 2007 08:47 PM   
Post Need to come up to speed on RTL Compiler
started by archive  on 08 Nov 2007 08:31 PM   
4 1302 By archive
08 Nov 2007 08:31 PM   
Post retime failed with error msg "Failed on find_unique_design"
started by archive  on 06 Nov 2007 09:27 AM   
7 1850 By archive
06 Nov 2007 09:27 AM   
Post Final Call for Papers - IEEE ISQED 2008
started by archive  on 28 Oct 2007 02:18 PM   
0 698 By archive
28 Oct 2007 02:18 PM   
Post FINAl Call for Papers - ISQED08
started by archive  on 28 Oct 2007 02:17 PM   
0 534 By archive
28 Oct 2007 02:17 PM   
Post Query Post Synthesis vs. Post PAR verification using Conformal
started by archive  on 26 Oct 2007 07:00 AM   
3 1560 By archive
26 Oct 2007 07:00 AM   
Post LEC : Unmapped Points issue
started by archive  on 25 Oct 2007 09:14 AM   
4 3172 By archive
25 Oct 2007 09:14 AM   

Page 21 of 28     First ... 171819202122232425 ... Last

There are 404 guest(s) and 0 member(s) online:


Most Active Users


Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.