Home > Community > Forums > Logic Design
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Logic Design Forum

Page 20 of 28     First ... 161718192021222324 ... Last
  Topics   Replies     Views     Last Post  
Post CDL Import with extra parameters
started by archive  on 01 Apr 2008 12:52 PM   
2 3322 By archive
01 Apr 2008 12:52 PM   
Post Regarding sample dofile for in lec verify mode
started by admin  on 31 Mar 2008 01:56 PM   
0 1082 By admin
31 Mar 2008 01:56 PM   
Post RTL vs. gate netlist verification mapping problem
started by admin  on 31 Mar 2008 01:54 PM   
0 1253 By admin
31 Mar 2008 01:54 PM   
Post Gate-leve sim, sdf back annotation warnings
started by admin  on 31 Mar 2008 01:46 PM   
0 1557 By admin
31 Mar 2008 01:46 PM   
Post reporting gate count
started by archive  on 26 Mar 2008 03:31 PM   
2 1599 By archive
26 Mar 2008 03:31 PM   
Post Can we read extracted timing model in RC
started by archive  on 24 Mar 2008 06:35 AM   
1 1082 By archive
24 Mar 2008 06:35 AM   
Post Regarding sample dofile for in lec verify mode
started by archive  on 23 Mar 2008 08:20 AM   
4 2144 By archive
23 Mar 2008 08:20 AM   
Post Clock gating
started by archive  on 19 Mar 2008 06:11 PM   
1 1133 By archive
19 Mar 2008 06:11 PM   
Post How to trace flops with constant inputs in Conformal?
started by archive  on 19 Mar 2008 06:06 PM   
1 908 By archive
19 Mar 2008 06:06 PM   
Post Unmapped point (extra)
started by archive  on 17 Mar 2008 05:21 AM   
1 1297 By archive
17 Mar 2008 05:21 AM   
Post ncelab: *W,BIGWBS
started by archive  on 12 Mar 2008 04:47 PM   
4 1940 By archive
12 Mar 2008 04:47 PM   
Post inverted equivalent points
started by archive  on 11 Mar 2008 02:31 AM   
1 1661 By archive
11 Mar 2008 02:31 AM   
Post help needed
started by archive  on 10 Mar 2008 11:19 PM   
1 881 By archive
10 Mar 2008 11:19 PM   
Post Non-equivalences due to different device.
started by archive  on 10 Mar 2008 06:20 AM   
1 1170 By archive
10 Mar 2008 06:20 AM   
Post flattening synthetic operators
started by archive  on 08 Mar 2008 12:55 AM   
2 1280 By archive
08 Mar 2008 12:55 AM   
Post dont_use option in Buildgates
started by archive  on 07 Mar 2008 02:20 PM   
2 1121 By archive
07 Mar 2008 02:20 PM   
Post Using Ocean scripts to calculate simulation data.
started by archive  on 06 Mar 2008 02:18 PM   
3 1755 By archive
06 Mar 2008 02:18 PM   
Post verilog .v lib vs synopsis .lib
started by archive  on 29 Feb 2008 10:10 AM   
1 1677 By archive
29 Feb 2008 10:10 AM   
Post Unmapped point (not-mapped) issue
started by archive  on 12 Feb 2008 03:23 AM   
3 2837 By archive
12 Feb 2008 03:23 AM   
Post few ques ..
started by archive  on 06 Feb 2008 05:50 PM   
1 906 By archive
06 Feb 2008 05:50 PM   

Page 20 of 28     First ... 161718192021222324 ... Last

There are 3821 guest(s) and 0 member(s) online:


Most Active Users


Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.