Home > Community > Forums > Logic Design
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Logic Design Forum

Page 17 of 28     First ... 131415161718192021 ... Last
  Topics   Replies     Views     Last Post  
Post No binary/Encrypted TCL(tcl compiler) support in all cadence tools, but Yes in Synopsys!
started by iceda  on 30 Apr 2009 04:05 PM   
5 4223 By grasshopper
08 May 2009 12:13 PM   
Post LEC Issue with falling edge clock gater cells
started by FredS  on 29 Apr 2009 02:21 AM   
1 1753 By croy
30 Apr 2009 09:23 PM   
Post Overwriting messages warning in RC
started by shift  on 21 Apr 2009 12:06 PM   
2 1710 By shift
23 Apr 2009 02:24 PM   
Post choosing a decision between buffer and inverter in CTS
started by mmkrcool  on 31 Mar 2009 02:40 AM   
0 1280 By mmkrcool
31 Mar 2009 02:40 AM   
Post Layout
started by Hoda  on 26 Mar 2009 01:03 PM   
1 1435 By johannes
27 Mar 2009 06:04 AM   
Post How to increase timing table dimensions in a lib file created from do_extract_model
started by vavendan  on 12 Mar 2009 10:32 PM   
1 1794 By johannes
13 Mar 2009 06:02 AM   
Post Path _Delay Command
started by Kliatakis  on 10 Mar 2009 03:39 AM   
2 2214 By Kliatakis
12 Mar 2009 12:16 PM   
Post Routing info in Encounter
started by Calistudent  on 11 Mar 2009 02:27 PM   
1 1430 By johannes
12 Mar 2009 06:41 AM   
Post Cadence 6.1.3 libraries
started by StreamCX  on 02 Mar 2009 08:15 PM   
3 6340 By Rahul09
05 Mar 2009 09:52 AM   
Post Hspice Monte Carlo .measure statement use.
started by pjparekh  on 22 Feb 2009 10:16 PM   
0 5591 By pjparekh
22 Feb 2009 10:16 PM   
Post SOC Encounter
started by Oysters  on 08 Feb 2009 09:35 AM   
3 4566 By gops
13 Feb 2009 04:58 AM   
Post annotating switching activity
started by alexsieh  on 06 Jan 2009 05:42 AM   
7 5087 By alexsieh
29 Jan 2009 12:25 PM   
Post synopsys designware can not be compiled in the conformal Equivalence
started by misspark  on 20 Jan 2009 09:42 PM   
1 3727 By tstark
21 Jan 2009 11:19 AM   
Post can LEC provide cdc check?
started by zhiweiwu0318  on 19 Dec 2008 01:10 AM   
9 6962 By timmynolan
09 Jan 2009 05:38 AM   
Post Op- Amp loop gain measurement
started by Saran84  on 08 Jan 2009 09:10 PM   
1 3164 By johannes
09 Jan 2009 12:47 AM   
Post Wish you Happy New Year.
started by Raam  on 04 Jan 2009 07:41 PM   
0 1535 By Raam
04 Jan 2009 07:41 PM   
Post RTL Compiler: is there a timing path between 2 FF?
started by magic  on 16 Dec 2008 12:27 AM   
3 2704 By magic
17 Dec 2008 05:52 AM   
Post How to save global constrain settings In Allegro?
started by Raam  on 05 Dec 2008 02:23 AM   
2 2375 By Raam
10 Dec 2008 11:34 AM   
Post Place Fiducials
started by gonuclear  on 05 Dec 2008 06:35 AM   
1 1618 By gonuclear
05 Dec 2008 06:47 AM   
Post How to count number of paths in RTL-compiler group?
started by dkos  on 25 Nov 2008 08:55 AM   
5 4694 By grasshopper
30 Nov 2008 10:37 AM   

Page 17 of 28     First ... 131415161718192021 ... Last

There are 2567 guest(s) and 2 member(s) online:
Hossein1357, nicksantos13

Most Active Users
1. Hossein1357 (39)   

Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.