Home > Community > Forums > Logic Design
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Logic Design Forum

Page 2 of 27     First 123456 ... Last
  Topics   Replies     Views     Last Post  
Post conformal lec
started by Indira S  on 10 Feb 2014 02:30 AM   
0 1893 By Indira S
10 Feb 2014 02:30 AM   
Post Help on CONFORMAL LEC flow using Synopsys's Design Compiler netlist
started by Rafeeq2129  on 06 Mar 2013 03:03 AM   
12 5258 By tstark
05 Feb 2014 06:37 PM   
Post conformal_lec 12.0
started by Indira S  on 29 Jan 2014 02:33 AM   
1 3153 By tstark
05 Feb 2014 06:25 PM   
Post Design Entry HDL - Disabling Constraint Manager
started by Crispy  on 05 Feb 2014 09:00 AM   
0 2349 By Crispy
05 Feb 2014 09:00 AM   
Post conformal
started by Indira S  on 30 Jan 2014 02:20 AM   
0 2957 By Indira S
30 Jan 2014 02:20 AM   
Post conformal -Lec
started by Indira S  on 28 Jan 2014 02:20 AM   
1 3352 By tstark
28 Jan 2014 03:22 PM   
Post Conformal- LEC
started by Indira S  on 16 Jan 2014 08:35 PM   
1 3866 By tstark
17 Jan 2014 11:04 AM   
Post Algorithm used for implementation of Division
started by S0MA  on 02 Jan 2014 11:00 PM   
2 4653 By S0MA
09 Jan 2014 10:19 PM   
Post Instance name mismatch between .v and .sdf writen from RTL compiler
started by zczc999  on 23 Dec 2013 07:32 AM   
0 4753 By zczc999
23 Dec 2013 07:32 AM   
Post Preserving structure in RTL Compiler
started by Aram Shahinyan  on 17 Dec 2013 06:46 AM   
7 5083 By grasshopper
23 Dec 2013 06:02 AM   
Post CIS Schematic Page numbering
started by budnoel  on 20 Dec 2013 11:31 AM   
0 4800 By budnoel
20 Dec 2013 11:31 AM   
Post How to set_current_module in RTL Compiler??
started by archive  on 07 Jul 2007 01:00 PM   
10 7213 By jojo57006
16 Dec 2013 11:39 PM   
Post re-target technology node
started by DDEOTA  on 03 Dec 2013 06:55 PM   
0 4756 By DDEOTA
03 Dec 2013 06:55 PM   
Post Force RTL compiler not to optimize certain part of the design
started by rexnyu  on 20 Nov 2013 01:55 PM   
1 5565 By grasshopper
20 Nov 2013 03:03 PM   
Post What is 'comment' character for ihdl files?
started by sayn  on 14 Nov 2013 12:46 AM   
0 5847 By sayn
14 Nov 2013 12:46 AM   
Post where can we get the RAK
started by tanyacool  on 10 Sep 2013 10:17 AM   
2 7946 By Azar990
10 Nov 2013 07:26 PM   
Post Asynchronous FIFO design
started by abhinavpr  on 18 Jun 2013 03:56 AM   
7 9632 By KennyWylies
27 Oct 2013 09:31 AM   
Post where can i get gate.lib
started by Anasios  on 15 Oct 2013 02:18 AM   
1 7912 By oldmouldy
15 Oct 2013 07:52 AM   
Post RC: set_min/max_delay breaks the constrained paths
started by Sporadic Crash  on 26 Mar 2013 05:06 AM   
3 8512 By sjoshi
12 Sep 2013 12:15 AM   
Post What does Constant hierarchical Pin(s) means in RTL compiler?
started by Bardia B  on 09 Sep 2013 11:47 AM   
1 7869 By bmiller
11 Sep 2013 10:48 AM   

Page 2 of 27     First 123456 ... Last

There are 626 guest(s) and 4 member(s) online:
steve, oldmouldy, 3489, ntbronn

Most Active Users
1. steve (1060)   2. oldmouldy (1273)   

Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.